MSI MPG Z790 CARBON MAX WIFI User Manual - Page 52

Latency Timing Configuration tRTL/tIOL, tRTL CHB/D0/R0

Get MSI MPG Z790 CARBON MAX WIFI PDF manuals and user guides View all MSI MPG Z790 CARBON MAX WIFI manuals
Add to My Manuals
Save this manual to your list of manuals

Page 52 highlights

▶ +Latency Timing Configuration tRTL/tIOL ▶ Latency Timing Setting Mode Selects the latency timing mode. ▶ RTL Init Value (CHA) Sets the initial RTL value (Round Trip Latency) for memory channel A. ▶ RTL Init Value (CHB) Sets the initial RTL value (Round Trip Latency) for memory channel B. ▶ tRTL (CHA/D0/R0) Sets the round trip latency time for channel A, DIMM0, RANK0. ▶ tRTL (CHA/D0/R1) Sets the round trip latency time for channel A, DIMM0, RANK1. ▶ tRTL (CHA/D1/R0) Sets the round trip latency time for channel A, DIMM1, RANK0. ▶ tRTL (CHA/D1/R1) Sets the round trip latency time for channel A, DIMM1, RANK1. ▶ tRTL (CHB/D0/R0) Sets the round trip latency time for channel B, DIMM0, RANK0. ▶ tRTL (CHB/D0/R1) Sets the round trip latency time for channel B, DIMM0, RANK1. ▶ tRTL (CHB/D1/R0) Sets the round trip latency time for channel B, DIMM1, RANK0. ▶ tRTL (CHB/D1/R1) Sets the round trip latency time for channel B, DIMM1, RANK1. ▶ +Misc Item ▶ Safe Boot Retry Enables this item to meet the best memory compatibility while booting. ▶ DRAM Voltage Boost Sets the voltage for memory training. Higher voltage may benefit memory overclocking capability but cause system unstable. ▶ ODT Finetune (CHA) Sets the ODT (ON-die termination) value for improving the overclocking capability and stability of memory channel A. ▶ ODT Finetune (CHB) Sets the ODT (ON-die termination) value for improving the overclocking capability and stability of memory channel B. 52 BIOS Setup

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
52
BIOS Setup
▶
+Latency Timing Configuration tRTL/tIOL
▶
Latency Timing Setting Mode
Selects the latency timing mode.
▶
RTL Init Value (CHA)
Sets the initial RTL value (Round Trip Latency) for memory channel A.
▶
RTL Init Value (CHB)
Sets the initial RTL value (Round Trip Latency) for memory channel B.
▶
tRTL (CHA/D0/R0)
Sets the round trip latency time for channel A, DIMM0, RANK0.
▶
tRTL (CHA/D0/R1)
Sets the round trip latency time for channel A, DIMM0, RANK1.
▶
tRTL (CHA/D1/R0)
Sets the round trip latency time for channel A, DIMM1, RANK0.
▶
tRTL (CHA/D1/R1)
Sets the round trip latency time for channel A, DIMM1, RANK1.
▶
tRTL (CHB/D0/R0)
Sets the round trip latency time for channel B, DIMM0, RANK0.
▶
tRTL (CHB/D0/R1)
Sets the round trip latency time for channel B, DIMM0, RANK1.
▶
tRTL (CHB/D1/R0)
Sets the round trip latency time for channel B, DIMM1, RANK0.
▶
tRTL (CHB/D1/R1)
Sets the round trip latency time for channel B, DIMM1, RANK1.
▶
+Misc Item
▶
Safe Boot Retry
Enables this item to meet the best memory compatibility while booting
.
▶
DRAM Voltage Boost
Sets the voltage for memory training. Higher voltage may benefit memory
overclocking capability but cause system unstable.
▶
ODT Finetune (CHA)
Sets the ODT (ON-die termination) value for improving the overclocking capability
and stability of memory channel A.
▶
ODT Finetune (CHB)
Sets the ODT (ON-die termination) value for improving the overclocking capability
and stability of memory channel B.