Sharp GX30 Service Manual - Page 139

MPEG4ASIC clock 15.36 MHz/CPU supply XIN clock Not used, IO Power supply 3.0 V 2.7 V~ 3.3 V

Get Sharp GX30 PDF manuals and user guides View all Sharp GX30 manuals
Add to My Manuals
Save this manual to your list of manuals

Page 139 highlights

Pin No. 57 58 59 60 61 62* 63 64 65 66 67 68 69 70 71 72 73 Terminal name SUBDB0 SUBDB2 HSD5 DB0 HSD4 EXCS_B2 GDATA[5] (G5) GDATA[4] (G4) GDATA[3] (G3) SUBDB3 SUBDB4 HSD7 DB1 DB2 DB3 DB4 STKCHK 74 VDDCORE 75 GND 76 VDDIO 77 GDATA[2] (G2) 78 SUBDB5 79 BSCLK 80 SUBCK 81 DB5 82 VDDIO 83 GND 84 VDDCORE 85 CAMCK 86 GDATA[1] (G1) 87 GDATA[0] (G0) 88 RDATA[5] (R5) 89 RDATA[4] (R4) 90 VDDCORE 91* PWMLCD/PORT4 92 93 94 95 96 97 98 99 100 101 102* 103* 104 105 106 107 108 109* 110 111 112 113 114 115 116 117 BSBLK_B DB6 DB7 DB8 DB9 VDDIO RDATA[3] (R3) RDATA[2] (R2) RDATA[1] (R1) RDATA[0] (R0) MP4_P0 EXCS_B0 BSPIXEL7 BSVS_B DB10 DB11 DB12 MP4_PLLCK SUBDB7 GND DA0 BSPIXEL0 DCS_B VDDIO BSPIXEL6 SE_DO/PORT0 118 DB13 Input/Output Input/Output Input/Output Input/Output Input/Output Input/Output Input/Output Output Output Output Input/Output Input/Output Input/Output Input/Output Input/Output Input/Output Input/Output Input - - - Output Input/Output Input/Output Output Input/Output - - - Output Output Output Output Output - Output Input/Output Input/Output Input/Output Input/Output Input/Output - Output Output Output Output Output Input/Output Input/Output Input/Output Input/Output Input/Output Input/Output Output Input/Output - Input/Output Input/Output Input - Input/Output Output Input/Output CONFIDENTIAL GX30 Description of terminal Data bus for External display Data bus for External display Data bus for high-speed serial transfer Data bus Data bus for high-speed serial transfer Chip select output 2 (internal decode output) (Not used) Display panel G output signal Display panel G output signal Display panel G output signal Data bus for External display Data bus for External display Data bus for high-speed serial transfer Data bus Data bus Data bus Data bus Setting BS-related output terminal to Hi-z when a stack is installed (Connected to GND normally) CORE Power supply 1.8 V (1.6 V~ 2.0 V) Logic ground IO Power supply 3.0 V (2.7 V~ 3.3 V) Display panel G output signal Data bus for External display External Bit Stream data clock Clock for External display Data bus IO Power supply 3.0 V (2.7 V~ 3.3 V) Logic ground CORE Power supply 1.8 V (1.6 V~ 2.0 V) Clock for camera operation Display panel G output signal Display panel G output signal Display panel R output signal Display panel R output signal CORE Power supply 1.8 V (1.6 V~ 2.0 V) PWM LCD output General-purpose PORT output (default) (Not used) External Bit Stream data effective signal ("High" is active when transferring the data) Data bus Data bus Data bus Data bus IO Power supply 3.0 V (2.7 V~ 3.3 V) Display panel R output signal Display panel R output signal Display panel R output signal Display panel R output signal MPEG4 control Chip select output 0 (internal decode output) (Not used) External Bit Stream data bus External Bit Stream vertical synchronization signal ("Low" is active) Data bus Data bus Data bus MPEG4ASIC clock 15.36 MHz/CPU supply XIN clock (Not used) Data bus for External display Logic ground Address input for chip select decode External Bit Stream data bus Chip select input dedicated for chip select decode IO Power supply 3.0 V (2.7 V~ 3.3 V) External Bit Stream data bus Data output for 4-wire serial IF (default) General-purpose PORT output Data bus 6 - 19

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
GX30
6 – 19
CONFIDENTIAL
57
SUBDB0
Input/Output
Data bus for External display
58
SUBDB2
Input/Output
Data bus for External display
59
HSD5
Input/Output
Data bus for high-speed serial transfer
60
DB0
Input/Output
Data bus
61
HSD4
Input/Output
Data bus for high-speed serial transfer
62*
EXCS_B2
Input/Output
Chip select output 2 (internal decode output) (Not used)
63
GDATA[5] (G5)
Output
Display panel G output signal
64
GDATA[4] (G4)
Output
Display panel G output signal
65
GDATA[3] (G3)
Output
Display panel G output signal
66
SUBDB3
Input/Output
Data bus for External display
67
SUBDB4
Input/Output
Data bus for External display
68
HSD7
Input/Output
Data bus for high-speed serial transfer
69
DB1
Input/Output
Data bus
70
DB2
Input/Output
Data bus
71
DB3
Input/Output
Data bus
72
DB4
Input/Output
Data bus
73
STKCHK
Input
Setting BS-related output terminal to Hi-z when a stack is installed
(Connected to GND normally)
74
VDDCORE
–
CORE Power supply 1.8 V (1.6 V~ 2.0 V)
75
GND
–
Logic ground
76
VDDIO
–
IO Power supply 3.0 V (2.7 V~ 3.3 V)
77
GDATA[2] (G2)
Output
Display panel G output signal
78
SUBDB5
Input/Output
Data bus for External display
79
BSCLK
Input/Output
External Bit Stream data clock
80
SUBCK
Output
Clock for External display
81
DB5
Input/Output
Data bus
82
VDDIO
–
IO Power supply 3.0 V (2.7 V~ 3.3 V)
83
GND
–
Logic ground
84
VDDCORE
–
CORE Power supply 1.8 V (1.6 V~ 2.0 V)
85
CAMCK
Output
Clock for camera operation
86
GDATA[1] (G1)
Output
Display panel G output signal
87
GDATA[0] (G0)
Output
Display panel G output signal
88
RDATA[5] (R5)
Output
Display panel R output signal
89
RDATA[4] (R4)
Output
Display panel R output signal
90
VDDCORE
–
CORE Power supply 1.8 V (1.6 V~ 2.0 V)
91*
PWMLCD/PORT4
Output
PWM LCD output
General-purpose PORT output (default) (Not used)
92
BSBLK_B
Input/Output
External Bit Stream data effective signal (“High” is active when transferring the data)
93
DB6
Input/Output
Data bus
94
DB7
Input/Output
Data bus
95
DB8
Input/Output
Data bus
96
DB9
Input/Output
Data bus
97
VDDIO
–
IO Power supply 3.0 V (2.7 V~ 3.3 V)
98
RDATA[3] (R3)
Output
Display panel R output signal
99
RDATA[2] (R2)
Output
Display panel R output signal
100
RDATA[1] (R1)
Output
Display panel R output signal
101
RDATA[0] (R0)
Output
Display panel R output signal
102*
MP4_P0
Output
MPEG4 control
103*
EXCS_B0
Input/Output
Chip select output 0 (internal decode output) (Not used)
104
BSPIXEL7
Input/Output
External Bit Stream data bus
105
BSVS_B
Input/Output
External Bit Stream vertical synchronization signal (“Low” is active)
106
DB10
Input/Output
Data bus
107
DB11
Input/Output
Data bus
108
DB12
Input/Output
Data bus
109*
MP4_PLLCK
Output
MPEG4ASIC clock 15.36 MHz/CPU supply XIN clock (Not used)
110
SUBDB7
Input/Output
Data bus for External display
111
GND
–
Logic ground
112
DA0
Input/Output
Address input for chip select decode
113
BSPIXEL0
Input/Output
External Bit Stream data bus
114
DCS_B
Input
Chip select input dedicated for chip select decode
115
VDDIO
–
IO Power supply 3.0 V (2.7 V~ 3.3 V)
116
BSPIXEL6
Input/Output
External Bit Stream data bus
117
SE_DO/PORT0
Output
Data output for 4-wire serial IF (default)
General-purpose PORT output
118
DB13
Input/Output
Data bus
Pin No.
Terminal name
Input/Output
Description of terminal