Sharp GX30 Service Manual - Page 85

Main Block Diagram 2/2, Super And Flash : Ngpcs1, Nadvale, Nauxcs1cle

Page 85 highlights

CONFIDENTIAL GX30 THEN) THDATA) THCLK) CLKIN (13MHz) BOOTCTRL[1] BOOTCTRL[0] IC106 AD6529B DIGITAL BASEBAND X101 32kHz CRYSTAL OSCIN OSCOUT When JTAG=H, automaticaly GPO_18 TCK GPO_19 TMS GPIO_20 TDI GPIO_21 TDO JTAGEN JTAG I/F BSPORT DSP Subsystem ASPORT SPORT-0 SPORT-1 Cache RAM (4k word) Cipher Coprocessor PLL IDMA PM (16k word) B) HSL/ Trace Viterbi DSP ADSP-218x DM (16k word) Coprocessor 78MHz MCUSubsystem SBUS Cache (16k byte) BOOT ROM Serial number MCU ARM7TDMI 58.5MHz CLK & BS GEN DMA and BUS ARBITRATION EBUS PBUS Cpher Enginei RBUS Internal SRAM (2Mbit x 2) SET A 45B ), N) EN) MMI GPIO DISPLAY RTC KEYPAD BMC SIM USC UART USB 1.1 Fast IrDA I2C Back light SPI(MMC) HOUSE-KEEPING System DMA WDT General Timers IRQ-CTRL & RAU GSM-SYSTEM MicroSM Slow Clocking CSPORT Synth i/f Peripheral Subsystem Peripheral PLL SC, GATEDRIVE, ACREF, ISENSE(ADC) G, VBATSENSE(ADC) External Circuit For Charging VCORE, VINT_ABB VMEM, VEXT VRTC, VSIM VUSB, VMC GPO_7 (Power_on/off) IC505 XC620930 REG 3.0V GPIO_3(RTS), GPIO_4(CTS), GPIO_33(RXD), GPIO_34(TXD) GPIO_14(PCM_CLK), GPIO_15(PCM_DATAIN) GPIO_16(PCM_SYNC), GPIO_17(PCM_DATAOUT) IC506 UGNZ2 BLUETOOTH MODULE RESET GTDIO_B(RESET) REG IC708 3.0V TK11130C GPIO_47 (RESET) ADD[2:1], ADD[19:17], DATA[15:0], nDISPLAYCS2, nWR, nRD, RESET IP PART CAMERA RELAY FPC AVDD CA1001 CAMERA UNIT CCD 15V B DSP PART SENSOR -8V C GPIO_13(CINT) VDD2 EXCKI V-DRIVER MODE IC701 R116025B REG 2.5V Controlled by VCORE VDD IC702 TK11131C VDD6 REG 3.1V MP4RESET_B LCD1000 MAIN DISPLAY nRD, GPO_10(BUFOFF) nWR, nDISPLAYCS1,nWAIT,GPIO_22(RSP) DATA[15:0],GPIO_6(LCDINT) IC704 GPIO_40(13M CLKOUT) LR38863 DISPLAY CONTROLLER GPIO_12 IC703 RESET VDDCORE VDDPLL REG R116018B 1.8V Controlled by VCORE REG 3.0V VINT 3.0V DISPLAY DRIVER SE_D0, SE_LD2 SE,CK, PWM_LCD LCD001 EXTERNAL DISPLAY Controlled by VCORE IC111 R1160N30B GPO_3(LED OFF) GPIO_38(INT), nWR,nRD ADD[1],DATA[15:0] GPIO_24(RESET), nAUXCS2 HP_OUTL HP_OUTR A D RESET IC707 BD6015 POWER VPLUS2 MANAGEMENT B CAMP C CAMN LEDCTL DISPLAY BACK LIGHT EXTERNAL DISPLAY BACK LIGHT BLUE LED GREEN LED RED LED VBAT LIGHT1 IC113 TC7SZ08A LED AND GATE IC105 YMU762C SPOUT1/2 SOUND IC109 EQ NJM2871F03 REG 3.0V SP100 SPEAKER MO100 VIBRATOR ADDRESS & DATA BUS/GPIO (INT) VSIM SIMDATAIO SIMCLK GPIO_23(RESET) GPO_8 VMEM2.8V Q104 GPIO_0 (TxD) GPIO_1(RxD) SIM CARD 3.0V / (1.8V) UN101 INFRARED PORT IC503 TK73840B REG for USB power MP4_P0((LCDC port) BATTYPE VAPP SD SD_CLK SD_CMD SD_DAT[3:0] GPIO_5 (SD_DETECT) GPIO_35(SD_WP) IC101 LRS1B27 5-LEVEL STACK MEMORY COMMON : nRD, nWR, ADD[23:1], DATA[15:0] Flash memory : nROMCS1, GPO_22(VPP), ADD[0](WP), nRESET Super AND Flash : nGPCS1, nADV(ALE), nAUXCS1(CLE), GPO_2(WP for Super AND) SRAM, P-SRAM : nRAMCS1,nRAMCS2, nGPCS2, UBS, LBS, GPO_23(Sleep Control for PSRAM2) VBAT Li-ION BATTERY 780mAh SRAM 4Mbit(x 16) nGPCS2 VBACK P-SRAM 1 64Mbit(x 16) nRAMCS1 P-SRAM 2 64Mbit(x 16) nRAMCS2 VINT 3.0V Flash 128Mbit(x 16) nROMCS1 Super AND Flash 128Mbit(x 16) nGPCS1 BAT100 BACK-UP BATTERY Figure 2 MAIN BLOCK DIAGRAM (2/2) 4 - 2

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166

GX30
4 – 2
CONFIDENTIAL
Figure 2 MAIN BLOCK DIAGRAM (2/2)
IC106
AD6529B
DIGITAL BASEBAND
Peripheral Subsystem
UART
MMI
USC
SIM
BMC
KEYPAD
RTC
DISPLAY
GPIO
HOUSE-KEEPING
IRQ-CTRL & RAU
General Timers
WDT
System DMA
GSM-SYSTEM
Synth i/f
CSPORT
Slow Clocking
MicroSM
MCUSubsystem
BOOT
ROM
CLK
&
BS GEN
MCU
ARM7TDMI
SBUS
58.5MHz
Internal
SRAM
(2Mbit x 2)
PBUS
DMA and BUS
ARBITRATION
RBUS
EBUS
HSL/
Trace
DM (16k word)
IDMA
PLL
SPORT-0
SPORT-1
ASPORT
BSPORT
78MHz
PM (16k word)
Cache RAM
(4k word)
Cipher
Coprocessor
DSP
ADSP-218x
JTAG I/F
USB 1.1
Fast IrDA
I2C
B)
),
N)
External Circuit
For Charging
SC, GATEDRIVE,
ACREF, ISENSE(ADC)
G, VBATSENSE(ADC)
THEN)
THDATA)
THCLK)
CLKIN
(13MHz)
When JTAG=H,
automaticaly
GPO_18
TCK
GPO_19
TMS
GPIO_20
TDI
GPIO_21
TDO
JTAGEN
32kHz
CRYSTAL
OSCIN
OSCOUT
UN101
INFRARED PORT
GPIO_0 (TxD)
GPIO_1(RxD)
GPO_8
SIMDATAIO
SIMCLK
GPIO_23(RESET)
SD
SD_CLK
SD_CMD
SD_DAT[3:0]
GPIO_5 (SD_DETECT)
GPIO_35(SD_WP)
COMMON
: nRD, nWR, ADD[23:1], DATA[15:0]
Flash memory
: nROMCS1, GPO_22(VPP), ADD[0](WP),
nRESET
Super AND Flash : nGPCS1, nADV(ALE), nAUXCS1(CLE),
GPO_2(WP for Super AND)
SRAM, P-SRAM
: nRAMCS1,nRAMCS2, nGPCS2, UBS, LBS,
GPO_23(Sleep Control for PSRAM2)
IC101
LRS1B27
5-LEVEL STACK MEMORY
SRAM
4Mbit(x 16)
nGPCS2
P-SRAM 2
64Mbit(x 16)
nRAMCS2
Flash
128Mbit(x 16)
nROMCS1
VINT
3.0V
nRD, GPO_10(BUFOFF) nWR,
nDISPLAYCS1,nWAIT,GPIO_22(RSP)
DATA[15:0],GPIO_6(LCDINT)
ADD[2:1], ADD[19:17],
DATA[15:0], nDISPLAYCS2,
nWR, nRD,
GPIO_13(CINT)
IC707
BD6015
POWER
MANAGEMENT
-8V
MODE
VDD
VDD2
DISPLAY
DRIVER
LCD1000
MAIN DISPLAY
IC704
LR38863
DISPLAY CONTROLLER
GPIO_38(INT),
nWR,nRD
ADD[1],DATA[15:0]
GPIO_24(RESET),
nAUXCS2
VIBRATOR
MO100
SPOUT1/2
SP100
SPEAKER
Li-ION
BATTERY
780mAh
VSIM
SIM
CARD
BAT100
BACK-UP
BATTERY
GREEN
LED
RED
LED
BLUE
ADDRESS & DATA BUS/GPIO (INT)
LED
Cache
(16k byte)
Cpher
Enginei
Back light
Peripheral PLL
RESET
DSP PART
CCD
SENSOR
CA1001
CAMERA UNIT
V-DRIVER
RESET
REG
2.5V
REG
1.8V
REG
3.0V
REG
3.1V
15V
AVDD
VDD6
VDDCORE
VDDPLL
SE_D0, SE_LD2
SE,CK, PWM_LCD
RESET
EXCKI
MP4RESET_B
GPIO_40(13M CLKOUT)
CAMERA RELAY FPC
Super AND Flash
128Mbit(x 16)
nGPCS1
SPI(MMC)
Serial
number
VBAT
VCORE, VINT_ABB
VMEM, VEXT
VRTC, VSIM
VUSB, VMC
VINT 3.0V
BOOTCTRL[1]
BOOTCTRL[0]
GPIO_12
HP_OUTL
HP_OUTR
A
3.0V / (1.8V)
VMEM2.8V
BATTYPE
CAMP
CAMN
B
C
B
C
VAPP
Controlled by VCORE
GPIO_3(RTS), GPIO_4(CTS),
GPIO_33(RXD), GPIO_34(TXD)
GPIO_14(PCM_CLK), GPIO_15(PCM_DATAIN)
GPIO_16(PCM_SYNC), GPIO_17(PCM_DATAOUT)
VBACK
EN)
SET
DSP Subsystem
P-SRAM 1
64Mbit(x 16)
nRAMCS1
LIGHT1
GPIO_47 (RESET)
REG
3.0V
IC503
TK73840B
REG
for USB power
MP4_P0((LCDC port)
EQ
D
LEDCTL
LED
VBAT
GPO_7 (Power_on/off)
RESET
GTDIO_B(RESET)
GPO_3(LED OFF)
VPLUS2
REG
3.0V
IC109
NJM2871F03
IC113
TC7SZ08A
AND GATE
DISPLAY
BACK LIGHT
EXTERNAL DISPLAY
BACK LIGHT
LCD001
EXTERNAL
DISPLAY
IC702
TK11131C
IC701
R116025B
REG
3.0V
IC708
TK11130C
IC703
R116018B
IC111
R1160N30B
IC506
UGNZ2
BLUETOOTH
MODULE
IC505
XC620930
IP PART
Controlled by VCORE
Controlled by VCORE
IC105
YMU762C
SOUND
X101
Q104
A
45B
Viterbi
Coprocessor