Dell PowerEdge R760 Installation and Service Manual - Page 57

Table 50. Processor Settings details continued, Adjacent Cache Line Prefetch

Page 57 highlights

Table 50. Processor Settings details (continued) Option Description However, if power saving considerations outweigh performance, reduce the frequency of the processor communication links. Before reducing the frequency, you must localize the memory and I/O access to the nearest NUMA node to minimize the impact to system performance. Virtualization Technology Kernel DMA Protection Directory Mode Adjacent Cache Line Prefetch Hardware Prefetcher DCU Streamer Prefetcher DCU IP Prefetcher Sub NUMA Cluster MADT Core Enumeration UMA Based Clustering UPI Prefetch XPT Prefetch LLC Prefetch Dead Line LLC Alloc Directory AtoS AVX P1 Enables or disables the virtualization technology for the processor. This option is set to Enabled by default. This option is set to Disabled by default. When option is set to Enabled, BIOS and Operating System will enable direct memory access protection for DMA capable peripheral devices using virtualization technology. Enables or disables the directory mode. This option is set to Enabled by default. Optimizes the system for applications that need high utilization of sequential memory access. This option is set to Enabled by default. You can disable this option for applications that need high utilization of random memory access. Enables or disables the hardware prefetcher. This option is set to Enabled by default. Enables or disables the Data Cache Unit (DCU) streamer prefetcher. This option is set to Enabled by default. Enables or disables the Data Cache Unit (DCU) IP prefetcher. This option is set to Enabled by default. Enables or disables the Sub NUMA Cluster. This option is set to Disabled by default. Specifies the MADT Core Enumeration. This option is set to default in Round Robin. Linear option supports industry core enumeration whereas, Round Robin option supports Dell optimized core enumeration. It is a read-only field and displays as Quadrant , when Sub NUMA Cluster is disabled or displays as Disabled, when Sub NUMA Cluster is either 2-way or 4-way. Enables you to get the memory read started early on DDR bus. The Ultra Path Interconnect (UPI) Rx path spawns the speculative memory that is read to Integrated Memory Controller (iMC) directly. This option is set to Enabled by default. This option is set to Enabled by default. Enables or disables the LLC Prefetch on all threads. This option is set to Enabled by default. Enables or disables the Dead Line LLC Alloc. This option is set to Enabled by default. You can enable this option to enter the dead lines in LLC or disable the option to not enter the dead lines in LLC. Enables or disables the Directory AtoS. AtoS optimization reduces remote read latencies for repeat read accesses without intervening writes. This option is set to Disabled by default. Enables you to reconfigure the processor Thermal Design Power (TDP) levels during POST based on the power and thermal delivery capabilities of the system. TDP verifies the maximum Pre-operating system management applications 57

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
  • 172
  • 173
  • 174
  • 175
  • 176
  • 177
  • 178
  • 179
  • 180
  • 181
  • 182
  • 183
  • 184
  • 185
  • 186
  • 187
  • 188
  • 189
  • 190
  • 191
  • 192
  • 193
  • 194
  • 195
  • 196
  • 197
  • 198
  • 199
  • 200
  • 201
  • 202
  • 203
  • 204
  • 205
  • 206
  • 207
  • 208
  • 209
  • 210
  • 211
  • 212
  • 213
  • 214
  • 215
  • 216
  • 217
  • 218
  • 219
  • 220
  • 221
  • 222
  • 223
  • 224
  • 225
  • 226
  • 227
  • 228
  • 229
  • 230
  • 231
  • 232
  • 233
  • 234
  • 235
  • 236
  • 237
  • 238
  • 239
  • 240
  • 241
  • 242
  • 243
  • 244
  • 245
  • 246
  • 247
  • 248
  • 249
  • 250
  • 251
  • 252
  • 253
  • 254
  • 255
  • 256
  • 257
  • 258
  • 259
  • 260
  • 261
  • 262
  • 263
  • 264
  • 265
  • 266
  • 267
  • 268
  • 269
  • 270
  • 271
  • 272
  • 273
  • 274
  • 275
  • 276
  • 277
  • 278
  • 279
  • 280
  • 281
  • 282
  • 283
  • 284
  • 285
  • 286
  • 287
  • 288
  • 289
  • 290
  • 291
  • 292
  • 293
  • 294
  • 295
  • 296
  • 297
  • 298
  • 299
  • 300
  • 301
  • 302
  • 303
  • 304
  • 305
  • 306
  • 307
  • 308
  • 309
  • 310
  • 311
  • 312
  • 313
  • 314
  • 315
  • 316
  • 317
  • 318
  • 319
  • 320
  • 321
  • 322
  • 323
  • 324
  • 325
  • 326
  • 327
  • 328
  • 329
  • 330
  • 331
  • 332

Table 50. Processor Settings details (continued)
Option
Description
However, if power saving considerations outweigh performance,
reduce the frequency of the processor
communication links. Before reducing the frequency, you must
localize the memory and I/O access to the nearest
NUMA node to minimize the impact to system performance.
Virtualization Technology
Enables or disables the virtualization technology for the
processor. This option is set to
Enabled
by default.
Kernel DMA Protection
This option is set to
Disabled
by default. When option is set to
Enabled
, BIOS and Operating System will enable direct memory
access protection for DMA capable peripheral devices using
virtualization technology.
Directory Mode
Enables or disables the directory mode. This option is set to
Enabled
by default.
Adjacent Cache Line Prefetch
Optimizes the system for applications that need high utilization
of sequential memory access. This option is set to
Enabled
by
default. You can disable this option for applications that need
high utilization of random memory access.
Hardware Prefetcher
Enables or disables the hardware prefetcher. This option is set
to
Enabled
by default.
DCU Streamer Prefetcher
Enables or disables the Data Cache Unit (DCU) streamer
prefetcher. This option is set to
Enabled
by default.
DCU IP Prefetcher
Enables or disables the Data Cache Unit (DCU) IP prefetcher.
This option is set to
Enabled
by default.
Sub NUMA Cluster
Enables or disables the Sub NUMA Cluster. This option is set to
Disabled
by default.
MADT Core Enumeration
Specifies the MADT Core Enumeration. This option is set
to default in
Round Robin
. Linear option supports industry
core enumeration whereas, Round Robin option supports Dell
optimized core enumeration.
UMA Based Clustering
It is a read-only field and displays as
Quadrant
, when Sub
NUMA Cluster is disabled or displays as
Disabled
, when Sub
NUMA Cluster is either 2-way or 4-way.
UPI Prefetch
Enables you to get the memory read started early on DDR
bus. The Ultra Path Interconnect (UPI) Rx path spawns the
speculative memory that is read to Integrated Memory Controller
(iMC) directly. This option is set to
Enabled
by default.
XPT Prefetch
This option is set to
Enabled
by default.
LLC Prefetch
Enables or disables the LLC Prefetch on all threads. This option
is set to
Enabled
by default.
Dead Line LLC Alloc
Enables or disables the Dead Line LLC Alloc. This option is set to
Enabled
by default. You can enable this option to enter the dead
lines in LLC or disable the option to not enter the dead lines in
LLC.
Directory AtoS
Enables or disables the Directory AtoS. AtoS optimization
reduces remote read latencies for repeat read accesses without
intervening writes. This option is set to
Disabled
by default.
AVX P1
Enables you to reconfigure the processor Thermal Design Power
(TDP) levels during POST based on the power and thermal
delivery capabilities of the system. TDP verifies the maximum
Pre-operating system management applications
57