HP Carrier-grade cc3300 UserÆs Guide and Technical UserÆs Gu - Page 107

A POST Error Codes and Messages

Get HP Carrier-grade cc3300 PDF manuals and user guides View all HP Carrier-grade cc3300 manuals
Add to My Manuals
Save this manual to your list of manuals

Page 107 highlights

A POST Error Codes and Messages The following table defines POST error codes and their associated messages. The BIOS will prompt the user to press a key in case of serious errors. A string "Error" precedes some error messages to highlight possible system malfunctions. The BIOS vendor specific error codes are not listed here since not all error codes are applicable to every platform. All POST errors and warnings are logged in the system event log unless it is full. After the video adapter has been successfully initialized, the BIOS indicates the current testing phase during POST by writing a 2-digit hex code to I/O location 80h. If a Port-80h card (Postcard†) is installed, it displays this 2-digit code on a pair of hex display LEDs. Table 19. Code CP Port-80h Code Definition Meaning AMI* check point (port-80) code Table 20. Boot Block POST Codes Checkpoint Code Description D0h The NMI is disabled. Power-on delay is starting. Next, the initialization code checksum will be verified. D1h Initializing the DMA controller, performing the keyboard controller Basic Acceptance Test (BAT) test, starting memory refresh, and entering 4 GB flat mode next. D3h Starting memory sizing next. D4h Returning to real mode. Executing any OEM patches and setting the stack next. D5h Passing control to the uncompressed code in shadow RAM. The initialization code is copied to segment 0 and control will be transferred to segment 0. D6h Control is in segment 0. Next verifying the system BIOS checksum. If the system BIOS checksum is bad, go to checkpoint code E0h. Otherwise, going to checkpoint code D7h. D7h Passing control to the interface module next. D8h The main system BIOS runtime code will be decompressed next. D9h Passing control to the main system BIOS in shadow RAM next. 03h The NMI is disabled. Next, checking for a soft reset or a power-on condition. 05h The BIOS stack has been built. Next, disabling cache memory. 06h Uncompressing the POST code next. cc2300 Carrier Grade Server Product Guide 107

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
cc2300 Carrier Grade Server Product Guide
107
A POST Error Codes and Messages
The following table defines POST error codes and their associated messages.
The BIOS will
prompt the user to press a key in case of serious errors.
A string “Error” precedes some error
messages to highlight possible system malfunctions.
The BIOS vendor specific error codes are not
listed here since not all error codes are applicable to every platform.
All POST errors and warnings
are logged in the system event log unless it is full.
After the video adapter has been successfully initialized, the BIOS indicates the current testing
phase during POST by writing a 2-digit hex code to I/O location 80h.
If a Port-80h card
(Postcard
†
) is installed, it displays this 2-digit code on a pair of hex display LEDs.
Table 19.
Port-80h Code Definition
Code
Meaning
CP
AMI* check point (port-80) code
Table 20.
Boot Block POST Codes
Checkpoint
Code
Description
D0h
The NMI is disabled.
Power-on delay is starting.
Next, the initialization code checksum
will be verified.
D1h
Initializing the DMA controller, performing the keyboard controller Basic Acceptance Test
(BAT) test, starting memory refresh, and entering 4 GB flat mode next.
D3h
Starting memory sizing next.
D4h
Returning to real mode.
Executing any OEM patches and setting the stack next.
D5h
Passing control to the uncompressed code in shadow RAM.
The initialization code is
copied to segment 0 and control will be transferred to segment 0.
D6h
Control is in segment 0.
Next verifying the system BIOS checksum.
If the system BIOS
checksum is bad, go to checkpoint code E0h. Otherwise, going to checkpoint code D7h.
D7h
Passing control to the interface module next.
D8h
The main system BIOS runtime code will be decompressed next.
D9h
Passing control to the main system BIOS in shadow RAM next.
03h
The NMI is disabled.
Next, checking for a soft reset or a power-on condition.
05h
The BIOS stack has been built.
Next, disabling cache memory.
06h
Uncompressing the POST code next.