Hitachi IC25N040ATCS04-0 Specifications - Page 82
Data Register, 6 Device Control Register
![]() |
UPC - 683728198664
View all Hitachi IC25N040ATCS04-0 manuals
Add to My Manuals
Save this manual to your list of manuals |
Page 82 highlights
10.5 Data Register This register is used to transfer data blocks between the device data buffer and the host. It is also the register through which sector information is transferred on a Format Track command and the configuration information is transferred on an Identify Device command. All data transfers are 16 bits wide, except for ECC byte transfers, which are 8 bits wide. Data transfers are PIO only. The register contains valid data only when DRQ = 1 is in the Status Register. 10.6 Device Control Register Drive Control Register 7 6 5 4 3 2 1 0 - - - - 1 SRST -IEN 0 Figure 52. Device Control Register Bit SRST -IEN Definitions Software Reset. The device is held at reset when RST = 1. Setting RST = 0 again enables the device. To ensure that the device recognizes the reset, the host must set RST = 1 and wait for at least 5 µs before setting RST = 0. Interrupt Enable. When IEN = 0, and the device is selected, the device interrupts to the host will be enabled. When IEN = 1, or the device is not selected, the device interrupts to the host will be disabled. Hitachi Travelstar 60GH & 40GN hard disk drive specifications 69
![](/manual_guide/products/hitachi-ic25n040atcs040-specifications-54d9fdf/82.png)