IBM DTTA-351010 Hard Drive Specifications - Page 45

Addressing of HDD Registers, Cabling

Page 45 highlights

6.2.5 Addressing of HDD Registers The host addresses the drive through a set of registers called the Task File. These registers are mapped into the host's I/O space. Two chip select lines (-CS0 and -CS1) and three address lines (DA00-02) are used to select one of these registers, while a -DIOR or -DIOW is provided at the specified time. The -CS0 is used to address Command Block registers. while the -CS1 is used to address Control Block registers. The following table shows the I/O address map. CS0 CS1 DA02 DA01 DA00 DIOR = 0 (Read) DIOW = 0 (Write) Command Block Registers 0 1 0 0 0 Data Reg. Data Reg. 0 1 0 0 1 Error Reg. Features Reg. 0 1 0 1 0 Sector count Reg. Sector count Reg. 0 1 0 1 1 Sector number Reg. Sector number Reg 0 1 1 0 0 Cylinder low Reg. Cylinder low Reg. 0 1 1 0 1 Cylinder high Reg. Cylinder high Reg. 0 1 1 1 0 Drive/Head Reg. Drive/Head Reg. 0 1 1 1 1 Status Reg. Command Reg. Control Block Registers 1 0 1 1 0 Alt. Status Reg. Device control Reg 1 0 1 1 1 Drive address Reg. Figure 29. I/O address map Note: "Addr." field is shown just as an example. During DMA operation (from writing to the command register until an interrupt), all registers are not accessible. For example, the host is not supposed to read status register contents before interrupt (the value is invalid). 6.2.6 Cabling The maximum cable length from the host system to the HDD plus circuit pattern length in the host system shall not exceed 18 inches. For higher data transfer application(>8.3MB/sec), a consideration in system design is recommended to reduce cable noise and/or cross-talk, such as shorter cable, bus termination, shielded cable, etc. Specification 37

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
  • 172
  • 173
  • 174
  • 175
  • 176
  • 177
  • 178
  • 179
  • 180
  • 181
  • 182
  • 183
  • 184
  • 185
  • 186
  • 187
  • 188

6.2.5
Addressing of HDD Registers
The host addresses the drive through a set of registers called the Task File.
These registers are mapped into
the host's I/O space.
Two chip select lines (-CS0 and -CS1) and three address lines (DA00-02) are used to
select one of these registers, while a -DIOR or -DIOW is provided at the specified time.
The -CS0 is used to address Command Block registers. while the -CS1 is used to address Control Block
registers.
The following table shows the I/O address map.
CS0
CS1
DA02 DA01 DA00
DIOR = 0 (Read)
DIOW = 0 (Write)
Command Block Registers
0
1
0
0
0
Data Reg.
Data Reg.
0
1
0
0
1
Error Reg.
Features Reg.
0
1
0
1
0
Sector count Reg.
Sector count Reg.
0
1
0
1
1
Sector number Reg.
Sector number Reg
0
1
1
0
0
Cylinder low Reg.
Cylinder low Reg.
0
1
1
0
1
Cylinder high Reg.
Cylinder high Reg.
0
1
1
1
0
Drive/Head Reg.
Drive/Head Reg.
0
1
1
1
1
Status Reg.
Command Reg.
Control Block Registers
1
0
1
1
0
Alt. Status Reg.
Device control Reg
1
0
1
1
1
Drive address Reg.
Figure 29. I/O address map
Note:
"Addr." field is shown just as an example.
During DMA operation (from writing to the command register until an interrupt), all registers are not acces-
sible.
For example, the host is not supposed to read status register contents before interrupt (the value is invalid).
6.2.6
Cabling
The maximum cable length from the host system to the HDD plus circuit pattern length in the host system
shall not exceed 18 inches.
For higher data transfer application(>8.3MB/sec), a consideration in system design is recommended to
reduce cable noise and/or cross-talk, such as shorter cable, bus termination, shielded cable, etc.
Specification
37