IBM DTTA-351010 Hard Drive Specifications - Page 77
Device Control Register, Drive Address Register, Device/Head Register
View all IBM DTTA-351010 manuals
Add to My Manuals
Save this manual to your list of manuals |
Page 77 highlights
The register contains valid data only when D R Q = 1 in the Status Register. 9.6 Device Control Register Device Control Register 7 6 5 4 3 2 1 0 1 SRST IEN 0 Figure 57. Device Control Register Bit Definitions SRST (RST) -IEN Software Reset. The device is held reset when R S T = 1 . Setting R S T = 0 re-enables the device. The host must set R S T = 1 and wait for at least 5 microseconds before setting R S T = 0 , to ensure that the device recognizes the reset. Interrupt Enable. When - I E N = 0 , and the device is selected, device interrupts to the host will be enabled. When - I E N = 1 , or the device is not selected, device interrupts to the host will be disabled. 9.7 Drive Address Register Drive Address Register 7 6 5 4 3 2 1 0 HIZ WTG H3 H2 H1 H0 DS1 DS0 Figure 58. Drive Address Register This register contains the inverted drive select and head select addresses of the currently selected drive. Bit Definitions HIZ High Impedance. This bit is not drived and will always be in a high impedance state. -WTG -Write Gate. This bit is 0 when writing to the disk device is in progress. -H3,-H2,-H1,-H0 -Head Select. These four bits are the one's complement of the binary coded address of the currently selected head. -H0 is the least significant. -DS1 -Drive Select 1. Drive select bit for device 1, active low. D S 1 = 0 when device 1 (slave) is selected and active. -DS0 -Drive Select 0. Drive select bit for device 0, active low. D S 0 = 0 when device 0 (master) is selected and active. 9.8 Device/Head Register Registers 69