Intel D848PMB Technical Product Specification - Page 43

Technical Reference

Get Intel D848PMB PDF manuals and user guides View all Intel D848PMB manuals
Add to My Manuals
Save this manual to your list of manuals

Page 43 highlights

2 Technical Reference What This Chapter Contains 2.1 Introduction...43 2.2 Memory Map ...44 2.3 DMA Channels ...44 2.4 Fixed I/O Map...45 2.5 PCI Configuration Space Map 46 2.6 Interrupts ...47 2.7 PCI Interrupt Routing Map 48 2.8 Connectors ...50 2.9 Jumper Blocks...64 2.10 Mechanical Considerations 66 2.11 Electrical Considerations 68 2.12 Thermal Considerations 69 2.13 Reliability ...72 2.14 Environmental ...72 2.15 Regulatory Compliance 73 2.1 Introduction Sections 2.2 - 2.6 contain several standalone tables. Table 12 describes the system memory map, Table 13 lists the DMA channels, Table 14 shows the I/O map, Table 15 defines the PCI configuration space map, and Table 17 describes the interrupts. The remaining sections in this chapter are introduced by text found with their respective section headings. 43

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
43
2 Technical Reference
What This Chapter Contains
2.1
Introduction
.................................................................................................................
43
2.2
Memory Map
..............................................................................................................
44
2.3
DMA Channels
...........................................................................................................
44
2.4
Fixed I/O Map
.............................................................................................................
45
2.5
PCI Configuration Space Map
....................................................................................
46
2.6
Interrupts
....................................................................................................................
47
2.7
PCI Interrupt Routing Map
..........................................................................................
48
2.8
Connectors
.................................................................................................................
50
2.9
Jumper Blocks
............................................................................................................
64
2.10
Mechanical Considerations
.........................................................................................
66
2.11
Electrical Considerations
............................................................................................
68
2.12
Thermal Considerations
..............................................................................................
69
2.13
Reliability
....................................................................................................................
72
2.14
Environmental
............................................................................................................
72
2.15
Regulatory Compliance
..............................................................................................
73
2.1 Introduction
Sections 2.2 - 2.6 contain several standalone tables.
Table 12 describes the system memory map,
Table 13 lists the DMA channels, Table 14 shows the I/O map, Table 15 defines the PCI
configuration space map, and Table 17 describes the interrupts.
The remaining sections in this
chapter are introduced by text found with their respective section headings.