Intel S3420GPLC Product Specification - Page 35
UDIMM Configuration rules - memory
UPC - 735858211819
View all Intel S3420GPLC manuals
Add to My Manuals
Save this manual to your list of manuals |
Page 35 highlights
Intel® Server Board S3420GP TPS Functional Architecture UDIMM Channel A A1 A2 A3 X X X X X X X X X X X Channel B B1 B2 B3 X X X X X X X This table defines half of the valid memory configurations. You can exchange Channel A DIMMs with the DIMMs on Channel B to get another half. 3.2.4.5 UDIMM Configuration rules DIMM slots per channel 2 2 DIMMs populated per channel 1 2 Speed 1066, 1333 1066, 1333 Ranks per channel Single Rank, Dual Rank Single Rank, Dual Rank Table 5. UDIMM memory configuration rule To get the maximum memory size on UDIMM, you get the detail information from below table. Max Memory Possible Single Rank UDIMM 1Gb DRAM Technology 4GB (4x 1GB DIMMs) 2Gb DRAM Technology 8GB (4x 2GB DIMMs) Dual Rank UDIMMs 8GB (4x 2GB DIMMs) 16GB (4x 4GB DIMMs) Table 6. UDIMM Maximum configuration Intel® Server Board S3420GP has the following limitations on UDIMM. Not support 800MHz ECC UDIMMs No support for LV DIMMs 256Mb technology, x4 DRAM on UDIMM and quad rank UDIMM are NOT supported x16 DRAM is not supported on combo routing All channels in a system will run at the fastest common frequency No mixing of registered and unbuffered DIMMs Non-ECC UDIMMs not supported Mixing ECC and non-ECC UDIMMs anywhere on the platform will prevent the system to boot/function correctly Revision 2.4 23 Intel order number E65697-010