Asus Pro WS WRX90E-SAGE SE AMD TR5 Series BIOS Manual English - Page 20

S_col_width, Mc_sva_trim0

Page 20 highlights

TwtrL DRAM WRITE to READ Delay(tWTR_L). Configuration options: [Auto] [1] - [127] TwtrS DRAM WRITE to READ Delay(tWTR_S). Configuration options: [Auto] [1] - [31] TrdrdScl Configuration options: [Auto] [1] - [15] TrdrdSc Configuration options: [Auto] [1] - [15] TrdrdSd Configuration options: [Auto] [1] - [15] Trdrddd Configuration options: [Auto] [1] - [15] TwrwrScl Configuration options: [Auto] [1] - [63] TwrwrSc Configuration options: [Auto] [1] - [15] TwrwrSd Configuration options: [Auto] [1] - [15] TwrwrDd Configuration options: [Auto] [1] - [15] Twrrd Configuration options: [Auto] [1] - [15] Trdwr Configuration options: [Auto] [1] - [63] Additional Timings IBUF_LPWR_MODE Configuration options: [Auto] [Enabled] [Disabled] ADDR_CMD_MODE Configuration options: [Auto] [Buf] [UnBuf] M_ORDERING Configuration options: [Auto] [NORM] [STRICT] [RELAXED] S_COL_WIDTH Configuration options: [Auto] [0] - [15] MC_SVA_TRIM0 Configuration options: [Auto] [0] - [255] MC_SVA_TRIM1 Configuration options: [Auto] [0] - [255] 20 Pro WS sTR5 Series BIOS Manual

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110

20
Pro WS sTR5 Series BIOS Manual
TwtrL
DRAM WRITE to READ Delay(tWTR_L).
Configuration options: [Auto] [1] - [127]
TwtrS
DRAM WRITE to READ Delay(tWTR_S).
Configuration options: [Auto] [1] - [31]
TrdrdScl
Configuration options: [Auto] [1] - [15]
TrdrdSc
Configuration options: [Auto] [1] - [15]
TrdrdSd
Configuration options: [Auto] [1] - [15]
Trdrddd
Configuration options: [Auto] [1] - [15]
TwrwrScl
Configuration options: [Auto] [1] - [63]
TwrwrSc
Configuration options: [Auto] [1] - [15]
TwrwrSd
Configuration options: [Auto] [1] - [15]
TwrwrDd
Configuration options: [Auto] [1] - [15]
Twrrd
Configuration options: [Auto] [1] - [15]
Trdwr
Configuration options: [Auto] [1] - [63]
Additional Timings
IBUF_LPWR_MODE
Configuration options: [Auto] [Enabled] [Disabled]
ADDR_CMD_MODE
Configuration options: [Auto] [Buf] [UnBuf]
M_ORDERING
Configuration options: [Auto] [NORM] [STRICT] [RELAXED]
S_COL_WIDTH
Configuration options: [Auto] [0] - [15]
MC_SVA_TRIM0
Configuration options: [Auto] [0] - [255]
MC_SVA_TRIM1
Configuration options: [Auto] [0] - [255]