Asus Pro WS WRX90E-SAGE SE AMD TR5 Series BIOS Manual English - Page 21

Sub Urgent Refresh Lower Bound, Proc CA Drive Strength

Page 21 highlights

MC_SVA_TRIM2 Configuration options: [Auto] [0] - [255] MMCM_MULT_F Configuration options: [Auto] [Enabled] [Disabled] Sub Urgent Refresh Lower Bound Configuration options: [Auto] [1] - [6] Urgent Refresh Limit Specifies the stored refresh limit required to enter urgent refresh mode. Constraint: SubUrgRefLowerBound

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110

Pro WS sTR5 Series BIOS Manual
21
MC_SVA_TRIM2
Configuration options: [Auto] [0] - [255]
MMCM_MULT_F
Configuration options: [Auto] [Enabled] [Disabled]
Sub Urgent Refresh Lower Bound
Configuration options: [Auto] [1] - [6]
Urgent Refresh Limit
Specifies the stored refresh limit required to enter urgent refresh mode. Constraint:
SubUrgRefLowerBound <= UrgRefLimit Valid value: 6~1.
Configuration options: [Auto] [1] - [6]
DRAM Refresh Rate
DRAM refresh rate: 1.95us or 3.9us (default).
Configuration options: [3.9 usec] [1.95 usec]
Self-Refresh Exit Staggering
Tcksrx += (Trfc/n * (UMC_NUMBER % 3)) Selectable by CBS Option: Disable
Staggering n = 1 <= Stagger Channels by ~270 ns, n=2 n=3 n=4... n=9 <= Stagger
Channels By ~30 ns (Default).
Configuration options: [Auto] [Disabled] [n = 1] [n = 2] [n = 3] [n = 4] [n = 5] [n = 6] [n =
7] [n = 8] [n = 9]
DRAM Signal Control
Proc CA Drive Strength
Configuration options: [Auto] [120 ohm] [60 ohm] [40 ohm] [30 ohm]
Proc Data Drive Strength
Configuration options: [Auto] [120 ohm] [60 ohm] [40 ohm] [30 ohm]
Proc Data Drive Strength
Configuration options: [Auto] [High Impedance] [240 ohm] [120 ohm] [80 ohm] [60
ohm] [48 ohm] [40 ohm] [34.3 ohm]
CPU On-Die Termination
CPU On-Die Termination(ProcODT)
Configuration options: [Auto] [High Impedance] [480 ohm] [240 ohm] [160 ohm] [120
ohm] [96 ohm] [80 ohm] [68.6 ohm] [60 ohm] [53.3 ohm] [48 ohm] [43.6 ohm] [40 ohm]
[36.9 ohm] [34.3 ohm] [32 ohm] [30 ohm] [28.2 ohm] [26.7 ohm] [25.3 ohm]
DRAM Data Drive Strength
Configuration options: [Auto] [48 ohm] [40 ohm] [34 ohm]
Rtt Nom Wr
Configuration options: [Auto] [RTT_OFF] [RZQ (240)] [RZQ/2 (120)] [RZQ/3 (80)]
[RZQ/4 (60)] [RZQ/5 (48)] [RZQ/6 (40)] [RZQ/7 (34)]
Rtt Nom Rd
Configuration options: [Auto] [RTT_OFF] [RZQ (240)] [RZQ/2 (120)] [RZQ/3 (80)]
[RZQ/4 (60)] [RZQ/5 (48)] [RZQ/6 (40)] [RZQ/7 (34)]