Asus Pro WS WRX90E-SAGE SE AMD TR5 Series BIOS Manual English - Page 87

Uncorrected Converted to Poison Enable Mask Low

Get Asus Pro WS WRX90E-SAGE SE PDF manuals and user guides View all Asus Pro WS WRX90E-SAGE SE manuals
Add to My Manuals
Save this manual to your list of manuals

Page 87 highlights

DRTM Memory Reservation Allows you to enable or disable reservation of 128MB memory below Bottom IO for DRTM. This option is required for Secured-Core Server functionality. Configuration options: [Disabled] [Enabled] [Auto] ACS Enable AER must be enabled for ACS enable to work. Configuration options: [Enable] [Disabled] [Auto] PCIe ARI Support Enables Alternative Routing-ID Interpretation. Configuration options: [Disable] [Enable] [Auto] PCIe ARI Enumeration ARI Forwarding enabled for each downstream port. Configuration options: [Disable] [Enable] [Auto] PCIe Ten Bit Tag Support Allows you to enable PCIe ten bit tags for supported devices. Support is disabled if this option is set to [Auto]. Configuration options: [Disable] [Enable] [Auto] NBIO RAS Common Options NBIO RAS Control Configuration options: [Disabled] [MCA] [Auto] Egress Poison Severity High Each bit set to 1 enables HIGH severity on the associated IOHC egress port. A bit of 0 indicates LOW severity. Egress Poison Severity Low Each bit set to 1 enables HIGH severity on the associated IOHC egress port. A bit of 0 indicates LOW severity. NBIO SyncFlood Generation This value may be used to mask SyncFlood caused by NBIO RAS options. When set to TRUE, SyncFlood from NBIO is masked. When set to FALSE, NBIO is capable of generating SyncFlood. Configuration options: [Enabled] [Disabled] [Auto] NBIO SyncFlood Reporting This value may be used to enable SyncFlood reporting to APML. When set to TRUE, SyncFlood will be reported to APML. When set to FALSE, the reporting will be disabled. Configuration options: [Disabled] [Enabled] [Auto] Egress Poison Mask High These set the enable mask for masking of errors logged in EGRESS_ POISON_STATUS. For each bit set to 1, errors are masked. For each bit set to 0, errors trigger response actions. Egress Poison Mask Low These set the enable mask for masking of errors logged in EGRESS_ POISON_STATUS. For each bit set to 1, errors are masked. For each bit set to 0, errors trigger response actions. Uncorrected Converted to Poison Enable Mask High These set the enable mask for masking of uncorrectable parity errors on internal arrays. For each bit set to 1, a system fatal error event is triggered for UCP errors on arrays associated with that egress port. For each bit set to 0, errors are masked. Uncorrected Converted to Poison Enable Mask Low These set the enable mask for masking of uncorrectable parity errors on internal arrays. For each bit set to 1, a system fatal error event is triggered for UCP errors on arrays associated with that egress port. For each bit set to 0, errors are masked. Pro WS sTR5 Series BIOS Manual 87

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
Pro WS sTR5 Series BIOS Manual
87
DRTM Memory Reservation
Allows you to enable or disable reservation of 128MB memory below Bottom IO for
DRTM. This option is required for Secured-Core Server functionality.
Configuration options: [Disabled] [Enabled] [Auto]
ACS Enable
AER must be enabled for ACS enable to work.
Configuration options: [Enable] [Disabled] [Auto]
PCIe ARI Support
Enables Alternative Routing-ID Interpretation.
Configuration options: [Disable] [Enable] [Auto]
PCIe ARI Enumeration
ARI Forwarding enabled for each downstream port.
Configuration options: [Disable] [Enable] [Auto]
PCIe Ten Bit Tag Support
Allows you to enable PCIe ten bit tags for supported devices. Support is disabled if this
option is set to
[Auto]
.
Configuration options: [Disable] [Enable] [Auto]
NBIO RAS Common Options
NBIO RAS Control
Configuration options: [Disabled] [MCA] [Auto]
Egress Poison Severity High
Each bit set to 1 enables HIGH severity on the associated IOHC egress port. A
bit of 0 indicates LOW severity.
Egress Poison Severity Low
Each bit set to 1 enables HIGH severity on the associated IOHC egress port. A
bit of 0 indicates LOW severity.
NBIO SyncFlood Generation
This value may be used to mask SyncFlood caused by NBIO RAS options.
When set to TRUE, SyncFlood from NBIO is masked. When set to FALSE,
NBIO is capable of generating SyncFlood.
Configuration options: [Enabled] [Disabled] [Auto]
NBIO SyncFlood Reporting
This value may be used to enable SyncFlood reporting to APML. When set to
TRUE, SyncFlood will be reported to APML. When set to FALSE, the reporting
will be disabled.
Configuration options: [Disabled] [Enabled] [Auto]
Egress Poison Mask High
These set the enable mask for masking of errors logged in EGRESS_
POISON_STATUS. For each bit set to 1, errors are masked. For each bit set to
0, errors trigger response actions.
Egress Poison Mask Low
These set the enable mask for masking of errors logged in EGRESS_
POISON_STATUS. For each bit set to 1, errors are masked. For each bit set to
0, errors trigger response actions.
Uncorrected Converted to Poison Enable Mask High
These set the enable mask for masking of uncorrectable parity errors on
internal arrays. For each bit set to 1, a system fatal error event is triggered for
UCP errors on arrays associated with that egress port. For each bit set to 0,
errors are masked.
Uncorrected Converted to Poison Enable Mask Low
These set the enable mask for masking of uncorrectable parity errors on
internal arrays. For each bit set to 1, a system fatal error event is triggered for
UCP errors on arrays associated with that egress port. For each bit set to 0,
errors are masked.