Asus Pro WS WRX90E-SAGE SE AMD TR5 Series BIOS Manual English - Page 85

DFI Channel Timing Configuration, Twrrd Ctrl

Page 85 highlights

The following item appears only when TwrwrSd Ctrl is set to [Manual]. TwrwrSd Specifies the Write to Write turnaround timing in the same DIMM. Valid values: 0x1 - 0xF. TwrwrDd Ctrl [Auto] Follow default setting. [Manual] Manually specify. The following item appears only when TwrwrDd Ctrl is set to [Manual]. TwrwrDd Specifies the Write to Write turnaround timing in a different DIMM. Valid values: 0x1 - 0xF. Twrrd Ctrl [Auto] [Manual] Follow default setting. Manually specify. The following item appears only when Twrrd Ctrl is set to [Manual]. Twrrd Specifies the Write to Read turnaround timing. Valid values: 0x1 - 0xF. Trdwr Ctrl [Auto] [Manual] Follow default setting. Manually specify. The following item appears only when Trdwr Ctrl is set to [Manual]. Trdwr Specifies the Read to Write turnaround timing. Valid values: 0x1 - 0x1F. The value is in hex. DFI Channel Timing Configuration RxDatChnDly Configures the RX timing between memory controller and PHY. Higher value may enable increased memory frequency at the expense of increased latency. Configuration options: [Auto] [1] [2] TxDatChnDly Configures the TX timing between memory controller and PHY. Higher value may enable increased memory frequency at the expense of increased latency. Configuration options: [0] [1] [2] [3] [Auto] TxCtrlChnDly Configures the command timing between memory controller and PHY. Higher value may enable increased memory frequency at the expense of increased latency. Configuration options: [0] [1] [Auto] Pro WS sTR5 Series BIOS Manual 85

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110

Pro WS sTR5 Series BIOS Manual
85
The following item appears only when
TwrwrSd Ctrl
is set to
[Manual]
.
TwrwrSd
Specifies the Write to Write turnaround timing in the same DIMM.
Valid values: 0x1 - 0xF.
TwrwrDd Ctrl
[Auto]
Follow default setting.
[Manual]
Manually specify.
The following item appears only when
TwrwrDd Ctrl
is set to
[Manual]
.
TwrwrDd
Specifies the Write to Write turnaround timing in a different DIMM.
Valid values: 0x1 - 0xF.
Twrrd Ctrl
[Auto]
Follow default setting.
[Manual]
Manually specify.
The following item appears only when
Twrrd Ctrl
is set to
[Manual]
.
Twrrd
Specifies the Write to Read turnaround timing. Valid values: 0x1 -
0xF.
Trdwr Ctrl
[Auto]
Follow default setting.
[Manual]
Manually specify.
The following item appears only when
Trdwr Ctrl
is set to
[Manual]
.
Trdwr
Specifies the Read to Write turnaround timing. Valid values: 0x1 -
0x1F. The value is in hex.
DFI Channel Timing Configuration
RxDatChnDly
Configures the RX timing between memory controller and PHY.
Higher value may enable increased memory frequency at the expense
of increased latency.
Configuration options: [Auto] [1] [2]
TxDatChnDly
Configures the TX timing between memory controller and PHY.
Higher value may enable increased memory frequency at the expense
of increased latency.
Configuration options: [0] [1] [2] [3] [Auto]
TxCtrlChnDly
Configures the command timing between memory controller and PHY.
Higher value may enable increased memory frequency at the expense
of increased latency.
Configuration options: [0] [1] [Auto]