Asus Pro WS WRX90E-SAGE SE AMD TR5 Series BIOS Manual English - Page 54

Unused GPP Clocks Off, Onboard LAN RTL8125BS, WLAN Power Control, MITT/WITT Selection

Get Asus Pro WS WRX90E-SAGE SE PDF manuals and user guides View all Asus Pro WS WRX90E-SAGE SE manuals
Add to My Manuals
Save this manual to your list of manuals

Page 54 highlights

The following items appear only when Discrete USB4 Support is set to [Enabled]. PCIe Bus Number Reserve Discrete USB4 PCIe Bus number per port (16 ~ 56). Configuration options: [16] - [56] PCIe Non-Prefetchable MMIO Reserve Discrete USB4 PCIe Non-Prefetchable MMIO per port (256 ~ 4096 MB). Configuration options: [256] - [4096] PCIe Prefetchable MMIO Reserve Discrete USB4 PCIe Prefetchable MMIO per port (256 ~ 16384 MB). Configuration options: [256] - [16384] ACPI D3 Support Allows you to enable or disable Discrete USB4 ACPI D3 Support. Configuration options: [Disabled] [D3Hot] [D3Cold] XHCI Port0~1 Speed Allows you to configure the Discrete USB4 XHCI Port0~1 Speed. Configuration options: [Gen1x1] [Gen1x2] [Gen2x1] [Gen2x2] Unused GPP Clocks Off Allows you to enable or disable Unused GPP Clocks. Configuration options: [Disabled] [Enabled] Onboard LAN RTL8125BS Allows you to enable or disable Onboard LAN RTL8125BS. Configuration options: [Disabled] [Enabled] WLAN Power Control Allows you to enable or disable WLAN Power Control. Configuration options: [Disabled] [Enabled] MITT/WITT Selection Configuration options: [MITT Only] [WITT Only] [Both disable] External CLK Control [Auto] [eCLK0, GPP0-PCIe, GPP0-CPU] 100Mhz CGPLL generated by default. External input thru GPP1. • Switch APU clocks source mapping will get stuck immediately (post code: B0005A5A), manual press cold reset button to bypass. • The following items appear only when External CLK Control is set to [eCLK0, GPP0-PCIe, GPP0-CPU]. GPP0 SCC control Allows you to enable or disable Spread-Spectrum on GPP0 (RC26012A OUT0) and PCIe Slots (RC26012A OUT0, 0). Configuration options: [Enabled] [Disabled] 54 Pro WS sTR5 Series BIOS Manual

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
54
Pro WS sTR5 Series BIOS Manual
The following items appear only when
Discrete USB4 Support
is set to
[Enabled]
.
PCIe Bus Number
Reserve Discrete USB4 PCIe Bus number per port (16 ~ 56).
Configuration options: [16] - [56]
PCIe Non-Prefetchable MMIO
Reserve Discrete USB4 PCIe Non-Prefetchable MMIO per port (256 ~ 4096 MB).
Configuration options: [256] - [4096]
PCIe Prefetchable MMIO
Reserve Discrete USB4 PCIe Prefetchable MMIO per port (256 ~ 16384 MB).
Configuration options: [256] - [16384]
ACPI D3 Support
Allows you to enable or disable Discrete USB4 ACPI D3 Support.
Configuration options: [Disabled] [D3Hot] [D3Cold]
XHCI Port0~1 Speed
Allows you to configure the Discrete USB4 XHCI Port0~1 Speed.
Configuration options: [Gen1x1] [Gen1x2] [Gen2x1] [Gen2x2]
Unused GPP Clocks Off
Allows you to enable or disable Unused GPP Clocks.
Configuration options: [Disabled] [Enabled]
Onboard LAN RTL8125BS
Allows you to enable or disable Onboard LAN RTL8125BS.
Configuration options: [Disabled] [Enabled]
WLAN Power Control
Allows you to enable or disable WLAN Power Control.
Configuration options: [Disabled] [Enabled]
MITT/WITT Selection
Configuration options: [MITT Only] [WITT Only] [Both disable]
External CLK Control
[Auto]
100Mhz CGPLL generated by default.
[eCLK0, GPP0-PCIe, GPP0-CPU]
External input thru GPP1.
•
Switch APU clocks source mapping will get stuck immediately (post code:
B0005A5A), manual press cold reset button to bypass.
•
The following items appear only when
External CLK Control
is set to
[eCLK0,
GPP0-PCIe, GPP0-CPU]
.
GPP0 SCC control
Allows you to enable or disable Spread-Spectrum on GPP0 (RC26012A OUT0) and PCIe
Slots (RC26012A OUT0, 0).
Configuration options: [Enabled] [Disabled]