Asus Pro WS WRX90E-SAGE SE AMD TR5 Series BIOS Manual English - Page 77

Target Static Lane Select Lower 32 bits

Get Asus Pro WS WRX90E-SAGE SE PDF manuals and user guides View all Asus Pro WS WRX90E-SAGE SE manuals
Add to My Manuals
Save this manual to your list of manuals

Page 77 highlights

The following items appear only when Target Static Lane Control is set to [Enabled]. Target Static Lane Select Upper 32 bits Static Lane Select for Upper 32 bits. The bit mask represents the bits to be read. Configuration options: [0] - [99999999] Target Static Lane Select Lower 32 bits Static Lane Select for Lower 32 bits. The bit mask represents the bits to be read. Configuration options: [0] - [99999999] Target Static Lane Select ECC Static Lane Select for ECC Lanes. The bit mask represents the bits to be read. Configuration options: [0] - [9] Target Static Lane Value Configuration options: [0] - [9] Worst Case Margin Granularity Configuration options: [Per Chip Select] [Per Nibble] Read Voltage Sweep Step Size This option determines the step size for Read Data Eye voltage sweep. Configuration options: [1] [2] [4] Read Timing Sweep Step Size This option supports step size for Read Data Eye. Configuration options: [1] [2] [4] Write Voltage Sweep Step Size This option determines the step size for write Data Eye voltage sweep. Configuration options: [1] [2] [4] Write Timing Sweep Step Size This option supports step size for write Data Eye. Configuration options: [1] [2] [4] Memory Healing BIST Allows you to enable a full memory test. The testing will increase the boot time. BIOS mem BIST tests the full memory after training. Failing memory will be repaired using soft or hard PPR depending on the PPC configuration. The test will take 3 minutes per 16GN of installed memory. Self-Healing BIST runs the JEDEC DRAM self healing if the device supports the feature. The DRAM will do a hard repair for failing memory. The test will take 10 seconds per memory rank per channel. Configuration options: [Disabled] [BIOS Mem BIST] [Self-Healing Mem BIST] [BIOS and Self-Healing Mem BIST] The following items appear only when Memory Healing BIST is set to [BIOS Mem BIST]. Mem BIST Test Select Select the vendor specific tests to use with BIOS memory healing BIST. Configuration options: [Vendor Tests Enabled] [Vendor Tests Disabled] [All Tests - All Vendors] Mem BIST Post Package Repair Type For DRAM errors found in the BIOS memory BIST select the repair type, soft, hard, or test only and do not attempt to repair. Configuration options: [Soft Repair] [Hard Repair] [No Repairs - Test only] Pro WS sTR5 Series BIOS Manual 77

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
Pro WS sTR5 Series BIOS Manual
77
The following items appear only when
Target Static Lane Control
is set to
[Enabled]
.
Target Static Lane Select Upper 32 bits
Static Lane Select for Upper 32 bits. The bit mask represents the bits
to be read.
Configuration options: [0] - [99999999]
Target Static Lane Select Lower 32 bits
Static Lane Select for Lower 32 bits. The bit mask represents the bits
to be read.
Configuration options: [0] - [99999999]
Target Static Lane Select ECC
Static Lane Select for ECC Lanes. The bit mask represents the bits to
be read.
Configuration options: [0] - [9]
Target Static Lane Value
Configuration options: [0] - [9]
Worst Case Margin Granularity
Configuration options: [Per Chip Select] [Per Nibble]
Read Voltage Sweep Step Size
This option determines the step size for Read Data Eye voltage
sweep.
Configuration options: [1] [2] [4]
Read Timing Sweep Step Size
This option supports step size for Read Data Eye.
Configuration options: [1] [2] [4]
Write Voltage Sweep Step Size
This option determines the step size for write Data Eye voltage
sweep.
Configuration options: [1] [2] [4]
Write Timing Sweep Step Size
This option supports step size for write Data Eye.
Configuration options: [1] [2] [4]
Memory Healing BIST
Allows you to enable a full memory test. The testing will increase the boot time.
BIOS mem BIST tests the full memory after training. Failing memory will be
repaired using soft or hard PPR depending on the PPC configuration. The test
will take 3 minutes per 16GN of installed memory. Self-Healing BIST runs the
JEDEC DRAM self healing if the device supports the feature. The DRAM will
do a hard repair for failing memory. The test will take 10 seconds per memory
rank per channel.
Configuration options: [Disabled] [BIOS Mem BIST] [Self-Healing Mem BIST]
[BIOS and Self-Healing Mem BIST]
The following items appear only when
Memory Healing BIST
is set
to
[BIOS Mem BIST]
.
Mem BIST Test Select
Select the vendor specific tests to use with BIOS memory healing BIST.
Configuration options: [Vendor Tests Enabled] [Vendor Tests Disabled] [All
Tests - All Vendors]
Mem BIST Post Package Repair Type
For DRAM errors found in the BIOS memory BIST select the repair type, soft,
hard, or test only and do not attempt to repair.
Configuration options: [Soft Repair] [Hard Repair] [No Repairs - Test only]