Asus Pro WS WRX90E-SAGE SE AMD TR5 Series BIOS Manual English - Page 62

Infinity Fabric Frequency and Dividers, Precision Boost Overdrive, PPT, VDD_CPU EDC

Page 62 highlights

Dram ODT impedance RTT_NOM_WR Specifies the DRAM ODT impedance RTT_NOM_WR. Configuration options: [Auto] [RTT_OFF] [RZQ (240)] [RZQ/2 (120)] [RZQ/3 (80)] [RZQ/4 (60)] [RZQ/5 (48)] [RZQ/6 (40)] [RZQ/7 (34)] Dram ODT impedance RTT_NOM_RD Specifies the DRAM ODT impedance RTT_NOM_RD. Configuration options: [Auto] [RTT_OFF] [RZQ (240)] [RZQ/2 (120)] [RZQ/3 (80)] [RZQ/4 (60)] [RZQ/5 (48)] [RZQ/6 (40)] [RZQ/7 (34)] Dram ODT impedance RTT_WR Specifies the DRAM ODT impedance RTT_WR. Configuration options: [Auto] [RTT_OFF] [RZQ (240)] [RZQ/2 (120)] [RZQ/3 (80)] [RZQ/4 (60)] [RZQ/5 (48)] [RZQ/6 (40)] [RZQ/7 (34)] Dram ODT impedance RTT_PARK Specifies the DRAM ODT impedance RTT_PARK. Configuration options: [Auto] [RTT_OFF] [RZQ (240)] [RZQ/2 (120)] [RZQ/3 (80)] [RZQ/4 (60)] [RZQ/5 (48)] [RZQ/6 (40)] [RZQ/7 (34)] Dram ODT impedance DQS_RTT_PARK Specifies the DRAM ODT impedance DQS_RTT_PARK. Configuration options: [Auto] [RTT_OFF] [RZQ (240)] [RZQ/2 (120)] [RZQ/3 (80)] [RZQ/4 (60)] [RZQ/5 (48)] [RZQ/6 (40)] [RZQ/7 (34)] DDR Controller Configuration DDR Power Options Power Down Enable Allows you to enable or disable DDR power down mode. Configuration options: [Disabled] [Enabled] [Auto] Additional Memory Tweaks RX DFE Taps Allows you to specify the number of RX DFE taps, Value only applies when RX2D_DFE is enabled. Configuration options: [Auto] [1 Tap] [2 Tap] [3 Tap] [4 Tap] TX DFE Taps Allows you to specify the number of TX DFE taps, Value only applies when TX2D_DFE is enabled. Configuration options: [Auto] [1 Tap] [2 Tap] [3 Tap] [4 Tap] Infinity Fabric Frequency and Dividers Infinity Fabric Frequency and Dividers Allows you to set Infinity Fabric Frequency (FCLK). Auto = FCLK = MCLK. Manual = FCLK must be less than MCLK for best performance in most cases. Latency penalties are incurred if FCLK and MCLK are mismatched, but sufficiently high MCLK can negate or overcome this penalty. Configuration options: [Auto] [100 MHz] - [3000 MHz] UCLK DIV1 MODE Allows you to set UCLK DIV mode. Configuration options: [Auto] [UCLK=MEMCLK] [UCLK=MEMCLK/2] Precision Boost Overdrive Precision Boost Overdrive When this item is enabled, it allows the processor to run beyond defined values for PPT, VDD_CPU EDC, VDD_CPU TDC, VDD_SOC EDC, VDD_SOC TDC to the limits of the board, and allows it to boost at higher voltages for longer durations than default operation. Configuration options: [Auto] [Disabled] [Enabled] [Advanced] 62 Pro WS sTR5 Series BIOS Manual

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110

62
Pro WS sTR5 Series BIOS Manual
Dram ODT impedance RTT_NOM_WR
Specifies the DRAM ODT impedance RTT_NOM_WR.
Configuration options: [Auto] [RTT_OFF] [RZQ (240)] [RZQ/2 (120)] [RZQ/3
(80)] [RZQ/4 (60)] [RZQ/5 (48)] [RZQ/6 (40)] [RZQ/7 (34)]
Dram ODT impedance RTT_NOM_RD
Specifies the DRAM ODT impedance RTT_NOM_RD.
Configuration options: [Auto] [RTT_OFF] [RZQ (240)] [RZQ/2 (120)] [RZQ/3
(80)] [RZQ/4 (60)] [RZQ/5 (48)] [RZQ/6 (40)] [RZQ/7 (34)]
Dram ODT impedance RTT_WR
Specifies the DRAM ODT impedance RTT_WR.
Configuration options: [Auto] [RTT_OFF] [RZQ (240)] [RZQ/2 (120)] [RZQ/3
(80)] [RZQ/4 (60)] [RZQ/5 (48)] [RZQ/6 (40)] [RZQ/7 (34)]
Dram ODT impedance RTT_PARK
Specifies the DRAM ODT impedance RTT_PARK.
Configuration options: [Auto] [RTT_OFF] [RZQ (240)] [RZQ/2 (120)] [RZQ/3
(80)] [RZQ/4 (60)] [RZQ/5 (48)] [RZQ/6 (40)] [RZQ/7 (34)]
Dram ODT impedance DQS_RTT_PARK
Specifies the DRAM ODT impedance DQS_RTT_PARK.
Configuration options: [Auto] [RTT_OFF] [RZQ (240)] [RZQ/2 (120)] [RZQ/3
(80)] [RZQ/4 (60)] [RZQ/5 (48)] [RZQ/6 (40)] [RZQ/7 (34)]
DDR Controller Configuration
DDR Power Options
Power Down Enable
Allows you to enable or disable DDR power down mode.
Configuration options: [Disabled] [Enabled] [Auto]
Additional Memory Tweaks
RX DFE Taps
Allows you to specify the number of RX DFE taps, Value only applies
when RX2D_DFE is enabled.
Configuration options: [Auto] [1 Tap] [2 Tap] [3 Tap] [4 Tap]
TX DFE Taps
Allows you to specify the number of TX DFE taps, Value only applies
when TX2D_DFE is enabled.
Configuration options: [Auto] [1 Tap] [2 Tap] [3 Tap] [4 Tap]
Infinity Fabric Frequency and Dividers
Infinity Fabric Frequency and Dividers
Allows you to set Infinity Fabric Frequency (FCLK). Auto = FCLK = MCLK. Manual =
FCLK must be less than MCLK for best performance in most cases. Latency penalties
are incurred if FCLK and MCLK are mismatched, but sufficiently high MCLK can negate
or overcome this penalty.
Configuration options: [Auto] [100 MHz] - [3000 MHz]
UCLK DIV1 MODE
Allows you to set UCLK DIV mode.
Configuration options: [Auto] [UCLK=MEMCLK] [UCLK=MEMCLK/2]
Precision Boost Overdrive
Precision Boost Overdrive
When this item is enabled, it allows the processor to run beyond defined values for
PPT, VDD_CPU EDC, VDD_CPU TDC, VDD_SOC EDC, VDD_SOC TDC to the limits
of the board, and allows it to boost at higher voltages for longer durations than default
operation.
Configuration options: [Auto] [Disabled] [Enabled] [Advanced]