Asus Pro WS WRX90E-SAGE SE AMD TR5 Series BIOS Manual English - Page 23

Additional Memory Tweaks

Get Asus Pro WS WRX90E-SAGE SE PDF manuals and user guides View all Asus Pro WS WRX90E-SAGE SE manuals
Add to My Manuals
Save this manual to your list of manuals

Page 23 highlights

Additional Memory Tweaks DDR Training Runtime Reduction [Disabled] Force Disable DDR Training Runtime Reduction. [Enabled] Force Enable DDR Training Runtime Reduction. [Auto] Default code behavior. If OC is ENABLE, DDR Training Runtime Reduction will be DISABLE by DEFAULT. DDR5 Nitro Mode Can improve overclocked memory support for modules over 6000Mt/s with potential boot time and/or latency tradeoffs. Configuration options: [Auto] [Enabled] [Disabled] The following items appear only when DDR5 Nitro Mode is set to [Enabled]. DDR5 Robust Training Mode A more comprehensive memory training algorithm that increases boot time but can result in improved stability at overclocked memory settings. Configuration options: [Auto] [Enabled] [Disabled] Nitro RX Data Configures the RX Timing between memory controller and PHY. Higher value may enable increased memory frequency at the expense of increased latency. Configuration options: [Auto] [1] [2] [Disabled] Nitro TX Data Configures the TX Timing between memory controller and PHY. Higher value may enable increased memory frequency at the expense of increased latency. Configuration options: [Auto] [0] [1] [2] [3] [Disabled] Nitro Control Line Configures the command timing latency between the memory controller and PHY. Higher value may enable increased memory frequency at the expense of increased latency. Configuration options: [Auto] [0] [1] [Disabled] Nitro RX Burst Length DQ Training Pattern Length - Higher number results in more robust training and longer runtime. Lower number results in less robust training and shorter runtime, but potentially less stability. Configuration options: [Auto] [1x] [2x] [4x] [8x] Nitro TX Burst Length DQ Training Pattern Length - Higher number results in more robust training and longer runtime. Lower number results in less robust training and shorter runtime, but potentially less stability. Configuration options: [Auto] [1x] [2x] [4x] [8x] TX DFE Taps Specifies the number of TX DFE taps. Configuration options: [Auto] [1] - [4] RX DFE Taps Specifies the number of RX DFE taps. Configuration options: [Auto] [1] - [4] RX2D_TrainOpt Configuration options: [Auto] [Manual] Pro WS sTR5 Series BIOS Manual 23

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
Pro WS sTR5 Series BIOS Manual
23
Additional Memory Tweaks
DDR Training Runtime Reduction
[Disabled]
Force Disable DDR Training Runtime Reduction.
[Enabled]
Force Enable DDR Training Runtime Reduction.
[Auto]
Default code behavior. If OC is ENABLE, DDR Training Runtime
Reduction will be DISABLE by DEFAULT.
DDR5 Nitro Mode
Can improve overclocked memory support for modules over 6000Mt/s with potential boot
time and/or latency tradeoffs.
Configuration options: [Auto] [Enabled] [Disabled]
The following items appear only when
DDR5 Nitro Mode
is set to
[Enabled]
.
DDR5 Robust Training Mode
A more comprehensive memory training algorithm that increases boot time but can result
in improved stability at overclocked memory settings.
Configuration options: [Auto] [Enabled] [Disabled]
Nitro RX Data
Configures the RX Timing between memory controller and PHY. Higher value may
enable increased memory frequency at the expense of increased latency.
Configuration options: [Auto] [1] [2] [Disabled]
Nitro TX Data
Configures the TX Timing between memory controller and PHY. Higher value may enable
increased memory frequency at the expense of increased latency.
Configuration options: [Auto] [0] [1] [2] [3] [Disabled]
Nitro Control Line
Configures the command timing latency between the memory controller and PHY. Higher
value may enable increased memory frequency at the expense of increased latency.
Configuration options: [Auto] [0] [1] [Disabled]
Nitro RX Burst Length
DQ Training Pattern Length - Higher number results in more robust training and longer
runtime. Lower number results in less robust training and shorter runtime, but potentially
less stability.
Configuration options: [Auto] [1x] [2x] [4x] [8x]
Nitro TX Burst Length
DQ Training Pattern Length - Higher number results in more robust training and longer
runtime. Lower number results in less robust training and shorter runtime, but potentially
less stability.
Configuration options: [Auto] [1x] [2x] [4x] [8x]
TX DFE Taps
Specifies the number of TX DFE taps.
Configuration options: [Auto] [1] - [4]
RX DFE Taps
Specifies the number of RX DFE taps.
Configuration options: [Auto] [1] - [4]
RX2D_TrainOpt
Configuration options: [Auto] [Manual]