Asus Pro WS WRX90E-SAGE SE AMD TR5 Series BIOS Manual English - Page 22

CK Tx Phase Shift Clk

Get Asus Pro WS WRX90E-SAGE SE PDF manuals and user guides View all Asus Pro WS WRX90E-SAGE SE manuals
Add to My Manuals
Save this manual to your list of manuals

Page 22 highlights

Rtt Wr Configuration options: [Auto] [RTT_OFF] [RZQ (240)] [RZQ/2 (120)] [RZQ/3 (80)] [RZQ/4 (60)] [RZQ/5 (48)] [RZQ/6 (40)] [RZQ/7 (34)] Rtt Park Configuration options: [Auto] [RTT_OFF] [RZQ (240)] [RZQ/2 (120)] [RZQ/3 (80)] [RZQ/4 (60)] [RZQ/6 (40)] [RZQ/7 (34)] Rtt Park Dqs Configuration options: [Auto] [RTT_OFF] [RZQ (240)] [RZQ/2 (120)] [RZQ/3 (80)] [RZQ/4 (60)] [RZQ/5 (48)] [RZQ/6 (40)] [RZQ/7 (34)] Power Down Enable Configuration options: [Disabled] [Enabled] [Auto] Memory Context Restore Configure the memory context restore mode. When enabled, DRAM re-retraining is avoided when possible and the POST latency is minimized. Configuration options: [Auto] [Enabled] [Disabled] UCLK DIV1 MODE Configuration options: [Auto] [UCLK=MEMCLK] [UCLK=MEMCLK/2] CA Tx Phase Shift Clk Configuration options: [Auto] [0] - [7] CS Tx Phase Shift Clk Configuration options: [Auto] [0] - [7] CK Tx Phase Shift Clk Configuration options: [Auto] [0] - [7] CA Rx Phase Shift Clk Configuration options: [Auto] [0] - [7] CS Rx Phase Shift Clk Configuration options: [Auto] [0] - [7] CK Rx Phase Shift Clk Configuration options: [Auto] [0] - [7] FIFO Wr En Fine Delay Configuration options: [Auto] [0] - [1] POC Sample PD Configuration options: [Auto] [Enabled] [Disabled] Bank Swap Mode Configuration options: [Auto] [Disabled] [Swap CPU] [Swap APU] Mem Over Clock Fail Count Configuration options: [Auto] [RTT_OFF] [RZQ (240)] [RZQ/2 (120)] [RZQ/3 (80)] [RZQ/4 (60)] [RZQ/5 (48)] [RZQ/6 (40)] [RZQ/7 (34)] 22 Pro WS sTR5 Series BIOS Manual

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
22
Pro WS sTR5 Series BIOS Manual
Rtt Wr
Configuration options: [Auto] [RTT_OFF] [RZQ (240)] [RZQ/2 (120)] [RZQ/3 (80)]
[RZQ/4 (60)] [RZQ/5 (48)] [RZQ/6 (40)] [RZQ/7 (34)]
Rtt Park
Configuration options: [Auto] [RTT_OFF] [RZQ (240)] [RZQ/2 (120)] [RZQ/3 (80)]
[RZQ/4 (60)] [RZQ/6 (40)] [RZQ/7 (34)]
Rtt Park Dqs
Configuration options: [Auto] [RTT_OFF] [RZQ (240)] [RZQ/2 (120)] [RZQ/3 (80)]
[RZQ/4 (60)] [RZQ/5 (48)] [RZQ/6 (40)] [RZQ/7 (34)]
Power Down Enable
Configuration options: [Disabled] [Enabled] [Auto]
Memory Context Restore
Configure the memory context restore mode. When enabled, DRAM re-retraining is
avoided when possible and the POST latency is minimized.
Configuration options: [Auto] [Enabled] [Disabled]
UCLK DIV1 MODE
Configuration options: [Auto] [UCLK=MEMCLK] [UCLK=MEMCLK/2]
CA Tx Phase Shift Clk
Configuration options: [Auto] [0] - [7]
CS Tx Phase Shift Clk
Configuration options: [Auto] [0] - [7]
CK Tx Phase Shift Clk
Configuration options: [Auto] [0] - [7]
CA Rx Phase Shift Clk
Configuration options: [Auto] [0] - [7]
CS Rx Phase Shift Clk
Configuration options: [Auto] [0] - [7]
CK Rx Phase Shift Clk
Configuration options: [Auto] [0] - [7]
FIFO Wr En Fine Delay
Configuration options: [Auto] [0] - [1]
POC Sample PD
Configuration options: [Auto] [Enabled] [Disabled]
Bank Swap Mode
Configuration options: [Auto] [Disabled] [Swap CPU] [Swap APU]
Mem Over Clock Fail Count
Configuration options: [Auto] [RTT_OFF] [RZQ (240)] [RZQ/2 (120)] [RZQ/3 (80)]
[RZQ/4 (60)] [RZQ/5 (48)] [RZQ/6 (40)] [RZQ/7 (34)]