Asus Pro WS WRX90E-SAGE SE AMD TR5 Series BIOS Manual English - Page 75

PMIC SWA/SWB VDD Core, Max PMIC Power

Get Asus Pro WS WRX90E-SAGE SE PDF manuals and user guides View all Asus Pro WS WRX90E-SAGE SE manuals
Add to My Manuals
Save this manual to your list of manuals

Page 75 highlights

DDR Controller Configuration This item allows you to configure DDR controller configuration. DDR Power Options Power Down Enable Allows you to enable or disable DDR power down mode. Configuration options: [Disabled] [Enabled] [Auto] Sub Urgent Refresh Lower Bound Configuration options: [Auto] [1] - [6] Urgent Refresh Limit Specifies the stored refresh limit required to enter urgent refresh mode. Constraint: SubUrgRefLowerBound

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
Pro WS sTR5 Series BIOS Manual
75
DDR Controller Configuration
This item allows you to configure DDR controller configuration.
DDR Power Options
Power Down Enable
Allows you to enable or disable DDR power down mode.
Configuration options: [Disabled] [Enabled] [Auto]
Sub Urgent Refresh Lower Bound
Configuration options: [Auto] [1] - [6]
Urgent Refresh Limit
Specifies the stored refresh limit required to enter urgent refresh
mode. Constraint: SubUrgRefLowerBound <= UrgRefLimit Valid
value: 6~1.
Configuration options: [Auto] [1] - [6]
DRAM Refresh Rate
DRAM refresh rate: 1.95us or 3.9us (default).
Configuration options: [3.9 usec] [1.95 usec]
Self-Refresh Exit Staggering
Tcksrx += (Trfc/n * (UMC_NUMBER % 3)) Selectable by CBS Option:
Disable Staggering n = 1 <= Stagger Channels by ~270 ns, n=2 n=3
n=4... n=9 <= Stagger Channels By ~30 ns (Default).
Configuration options: [Auto] [Disabled] [n = 1] [n = 2] [n = 3] [n = 4] [n
= 5] [n = 6] [n = 7] [n = 8] [n = 9]
Max PMIC Power On
Maximum number of DIMMs that can power on at the same time.
Configuration options: [1] - [FF]
Max PMIC Power On
Maximum number of DIMMs that can power on at the same time.
Configuration options: [1] - [FF]
PMIC Stagger Delay
Amount of time to wait between powering on DIMMs in milliseconds.
Configuration options: [0] - [99]
PMIC SWA/SWB VDD Core
Range is from 1000mV to 1200mV; default is set to 1100mV.
Configuration options: [1000] - [1200]
PMIC SWC VDDIO
Range is from 1000mV to 1200mV; default is set to 1100mV.
Configuration options: [1000] - [1200]
PMIC Fault Recovery
[Always]
PMIC will ignore previous boot errors. No channel
disabled.
[Never]
PMIC disables the channel with errors from previous
boot.
[Once]
PMIC will ignore the previous boot errors once. More
than one channel will be disabled.
PMIC Operation Mode
Programmable Mode allows certain registers to be programmed after
VR enable else they will be in secure mode.
Configuration options: [Secure Mode] [Programmable Mode]
DDR MBIST Options
This item allows you to configure DDR Memory MBIST.
MBIST Enable
Allows you to enable or disable Memory MBIST.
Configuration options: [Disabled] [Enabled] [Auto]