Intel S875WP1 Product Guide - Page 14

Intel 875P Chipset, Intel 82875P Memory Controller Hub (MCH) - motherboard

Get Intel S875WP1 - EATX MBD 875 P4 DDR-2CH SATA RAID VID GETH PDF manuals and user guides
UPC - 735858161381
View all Intel S875WP1 manuals
Add to My Manuals
Save this manual to your list of manuals

Page 14 highlights

• Support for 128 Mb, 256 Mb, and 512 Mb memory technologies for the following memory configurations:  Up to 1.0 GB utilizing 128 Mb technology  Up to 2.0 GB utilizing 256 Mb technology  Up to 4.0 GB utilizing 512 Mb technology Only DIMMs tested and qualified by Intel or a designated memory test vendor will be supported on the S875WP1-E server board. Note that all DIMMs are supported by design, but only fully qualified DIMMs will be supported. Mixed mode DDR DS-DIMMs (x8 and x16 on the same DIMM) is not supported. Check the Intel Customer Support website for the latest tested memory list: http://support.intel.com/support/motherboards/server/S875WP1-E Intel 875P Chipset The Intel 875P chipset consists of the following devices: • Intel 82875P Memory Controller Hub (MCH) with Accelerated Hub Architecture (AHA) bus • Intel 82801EB I/O Controller Hub (ICH5) with AHA bus • Intel 82802AC Firmware Hub (FWH) The MCH is a centralized controller for the system bus, the memory bus, the AGP bus, and the Accelerated Hub Architecture interface. The ICH5-R is a centralized controller for the board's I/O paths. The FWH provides the nonvolatile storage of the BIOS. Intel 82875P Memory Controller Hub (MCH) The MCH supports the data integrity features supported by the Pentium 4 processor bus, including address, request, and response parity. The 875P chipset always generates ECC data while it is driving the processor data bus, although the data bus ECC can be disabled or enabled by BIOS. It is enabled by default. The MCH controls the Intel 82547EI from the CSA interface. The MCH provides the following: • An integrated DDR memory controller with auto detection. • Support for ACPI Rev 2.0 compliant power management. • AGP 2.0 slot, also known as AGP 8x 14 Intel Server Board S875WP1-E Product Guide

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
14
Intel Server Board S875WP1-E Product Guide
•
Support for 128 Mb, 256 Mb, and 512 Mb memory technologies for the following memory
configurations:
Up to 1.0 GB utilizing 128 Mb technology
Up to 2.0 GB utilizing 256 Mb technology
Up to 4.0 GB utilizing 512 Mb technology
Only DIMMs tested and qualified by Intel or a designated memory test vendor will be supported on
the S875WP1-E server board.
Note that all DIMMs are supported by design, but only fully
qualified DIMMs will be supported.
Mixed mode DDR DS-DIMMs (x8 and x16 on the same
DIMM) is not supported.
Check the Intel Customer Support website for the latest tested memory
list:
Intel 875P Chipset
The Intel 875P chipset consists of the following devices:
•
Intel 82875P Memory Controller Hub (MCH) with Accelerated Hub Architecture (AHA) bus
•
Intel 82801EB I/O Controller Hub (ICH5) with AHA bus
•
Intel 82802AC Firmware Hub (FWH)
The MCH is a centralized controller for the system bus, the memory bus, the AGP bus, and the
Accelerated Hub Architecture interface.
The ICH5-R is a centralized controller for the board’s I/O
paths.
The FWH provides the nonvolatile storage of the BIOS.
Intel 82875P Memory Controller Hub (MCH)
The MCH supports the data integrity features supported by the Pentium 4 processor bus, including
address, request, and response parity.
The 875P chipset always generates ECC data while it is
driving the processor data bus, although the data bus ECC can be disabled or enabled by BIOS.
It
is enabled by default.
The MCH controls the Intel 82547EI from the CSA interface.
The MCH provides the following:
•
An integrated DDR memory controller with auto detection.
•
Support for ACPI Rev 2.0 compliant power management.
•
AGP 2.0 slot, also known as AGP 8x