Fujitsu MHT2030AT Manual/User Guide - Page 19

Sustained Ultra DMA data in burst

Page 19 highlights

Contents Figure 5.4 Protocol for command abort 5-112 Figure 5.5 WRITE SECTOR(S) command protocol 5-114 Figure 5.6 Protocol for the command execution without data transfer ...........5-115 Figure 5.7 Normal DMA data transfer 5-117 Figure 5.8 Ultra DMA termination with pull-up or pull-down 5-129 Figure 5.9 PIO data transfer timing 5-130 Figure 5.10 Multiword DMA data transfer timing (mode 2 5-131 Figure 5.11 Initiating an Ultra DMA data in burst 5-132 Figure 5.12 Sustained Ultra DMA data in burst 5-136 Figure 5.13 Host pausing an Ultra DMA data in burst 5-137 Figure 5.14 Device terminating an Ultra DMA data in burst 5-138 Figure 5.15 Host terminating an Ultra DMA data in burst 5-139 Figure 5.16 Initiating an Ultra DMA data out burst 5-140 Figure 5.17 Sustained Ultra DMA data out burst 5-141 Figure 5.18 Device pausing an Ultra DMA data out burst 5-142 Figure 5.19 Host terminating an Ultra DMA data out burst 5-143 Figure 5.20 Device terminating an Ultra DMA data out burst 5-144 Figure 5.21 Power-on Reset Timing 5-145 Figure 6.1 Figure 6.2 Figure 6.3 Figure 6.4 Figure 6.5 Figure 6.6 Figure 6.7 Response to power-on 6-3 Response to hardware reset 6-4 Response to software reset 6-5 Response to diagnostic command 6-6 Sector slip processing 6-10 Automatic alternating processing 6-11 Data buffer structure 6-12 C141-E192-02EN xv

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
  • 172
  • 173
  • 174
  • 175
  • 176
  • 177
  • 178
  • 179
  • 180
  • 181
  • 182
  • 183
  • 184
  • 185
  • 186
  • 187
  • 188
  • 189
  • 190
  • 191
  • 192
  • 193
  • 194
  • 195
  • 196
  • 197
  • 198
  • 199
  • 200
  • 201
  • 202
  • 203
  • 204
  • 205
  • 206
  • 207
  • 208
  • 209
  • 210
  • 211
  • 212
  • 213
  • 214
  • 215
  • 216
  • 217
  • 218
  • 219
  • 220
  • 221
  • 222
  • 223
  • 224
  • 225
  • 226
  • 227
  • 228
  • 229
  • 230
  • 231
  • 232
  • 233
  • 234
  • 235
  • 236
  • 237
  • 238
  • 239
  • 240
  • 241
  • 242
  • 243
  • 244
  • 245
  • 246
  • 247
  • 248
  • 249
  • 250
  • 251
  • 252
  • 253
  • 254
  • 255
  • 256

Contents
C141-E192-02EN
xv
Figure 5.4
Protocol for command abort
..........................................................
5-112
Figure 5.5
WRITE SECTOR(S) command protocol
.......................................
5-114
Figure 5.6
Protocol for the command execution without data transfer
...........
5-115
Figure 5.7
Normal DMA data transfer
............................................................
5-117
Figure 5.8
Ultra DMA termination with pull-up or pull-down
.......................
5-129
Figure 5.9
PIO data transfer timing
.................................................................
5-130
Figure 5.10 Multiword DMA data transfer timing (mode 2)
............................
5-131
Figure 5.11 Initiating an Ultra DMA data in burst
............................................
5-132
Figure 5.12 Sustained Ultra DMA data in burst
................................................
5-136
Figure 5.13 Host pausing an Ultra DMA data in burst
.....................................
5-137
Figure 5.14 Device terminating an Ultra DMA data in burst
............................
5-138
Figure 5.15 Host terminating an Ultra DMA data in burst
...............................
5-139
Figure 5.16 Initiating an Ultra DMA data out burst
..........................................
5-140
Figure 5.17 Sustained Ultra DMA data out burst
..............................................
5-141
Figure 5.18 Device pausing an Ultra DMA data out burst
................................
5-142
Figure 5.19 Host terminating an Ultra DMA data out burst
.............................
5-143
Figure 5.20 Device terminating an Ultra DMA data out burst
..........................
5-144
Figure 5.21 Power-on Reset Timing
..................................................................
5-145
Figure 6.1
Response to power-on
........................................................................
6-3
Figure 6.2
Response to hardware reset
................................................................
6-4
Figure 6.3
Response to software reset
.................................................................
6-5
Figure 6.4
Response to diagnostic command
......................................................
6-6
Figure 6.5
Sector slip processing
......................................................................
6-10
Figure 6.6
Automatic alternating processing
.....................................................
6-11
Figure 6.7
Data buffer structure
........................................................................
6-12