Hitachi HTS541680J9AT00 Specifications - Page 89

DMA Data Transfer Commands

Page 89 highlights

13.4 Travelstar 5K160 (PATA) Hard Disk Drive Specification DMA Data Transfer Commands These commands are: • Read DMA • Read DMA EXT • Write DMA • Write DMA EXT • Write DMA FUA EXT Data transfer using DMA commands differ in two ways from PIO transfers: • data transfers are performed using the slave-DMA channel • no intermediate sector interrupts are issued on multi-sector commands Initiation of the DMA transfer commands is identical to the Read Sector or Write Sector commands except that the host initializes the slave-DMA channel prior to issuing the command. The interrupt handler for DMA transfers is different in that: • no intermediate sector interrupts are issued on multi-sector commands • the host resets the DMA channel prior to reading status from the device. The DMA protocol allows high performance multi-tasking operating systems to eliminate processor overhead associated with PIO transfers. 1. Host initializes the slave-DMA channel 2. Host writes any required parameters to the Features, Sector Count, LBA High, LBA Mid, LBA Low and Device registers. 3. Host writes command code to the Command Register 4. The device sets DMARQ when it is ready to transfer any part of the data. 5. Host transfers the data using the DMA transfer protocol currently in effect. 6. When all of the data has been transferred, the device generates an interrupt to the host. 7. Host resets the slave-DMA channel 8. Host reads the Status Register and, optionally, the Error Register Refer Functional Specification part for further details. 89/188

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
  • 172
  • 173
  • 174
  • 175
  • 176
  • 177
  • 178
  • 179
  • 180
  • 181
  • 182
  • 183
  • 184
  • 185
  • 186
  • 187
  • 188

Travelstar 5K160 (PATA) Hard Disk Drive Specification
89
/
188
13.4
DMA Data Transfer Commands
These commands are:
Read DMA
Read DMA EXT
Write DMA
Write DMA EXT
Write DMA FUA EXT
Data transfer using DMA commands differ in two ways from PIO transfers:
data transfers are performed using the slave-DMA channel
no intermediate sector interrupts are issued on multi-sector commands
Initiation of the DMA transfer commands is identical to the Read Sector or Write Sector commands except that the
host initializes the slave-DMA channel prior to issuing the command.
The interrupt handler for DMA transfers is different in that:
no intermediate sector interrupts are issued on multi-sector commands
the host resets the DMA channel prior to reading status from the device.
The DMA protocol allows high performance multi-tasking operating systems to eliminate processor overhead
associated with PIO transfers.
1.
Host initializes the slave-DMA channel
2.
Host writes any required parameters to the Features, Sector Count, LBA High, LBA Mid, LBA Low and
Device registers.
3.
Host writes command code to the Command Register
4.
The device sets DMARQ when it is ready to transfer any part of the data.
5.
Host transfers the data using the DMA transfer protocol currently in effect.
6.
When all of the data has been transferred, the device generates an interrupt to the host.
7.
Host resets the slave-DMA channel
8.
Host reads the Status Register and, optionally, the Error Register
Refer Functional Specification part for further details.