Casio QT 6000 Service Manual - Page 78

Casio QT 6000 - 32 MB RAM Manual

Get Casio QT 6000 - 32 MB RAM PDF manuals and user guides View all Casio QT 6000 manuals
Add to My Manuals
Save this manual to your list of manuals

Page 78 highlights

PIN NAME XT XT VCK RESET TEST0 TEST1 SG MIN LIN MOUT LOUT AOUTL AOUTR DVDD DGND AVDD AGND I/O DESCRIPTION I O Oscillator connection pins. When external clock is used, input clock into XT pin and leave XT pin open. Outputs sampling frequency selected at recording or playback. O VCK pin is used as a synchronizing signal when external ADC or DAC is used. I When this pin is "L" level input, the LSI is initialized. I Pins for testing. Set the pins to "L". O Analog circuit signal ground output pin. Inverting input pin for built-in OP amplifier. Noninverting input pin is connected to SG (Signal Ground) I internally. O MOUT is the output of internal OP amplifier to MIN, and LOUT is to LIN. Left analog output pin from built-in LPF. This is the output pin of playback wavefroms, and is connected to O the amplifier for driving speakers. Right analog output pin from built-in LPF. This is the output pin of playback wavefroms, and is connected to O the amplifier for driving speakers. - Digital power supply pin. Insert a minimum 0.1 mF bypass capacitor between this pin and DGND pin. - Digital GND pin. - Analog power supply pin. Insert a minimum 0.1 mF bypass capacitor between this pin and AGND pin. - Analog GND pin. - 76 -

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
— 76 —
PIN NAME
I/O
DESCRIPTION
Oscillator connection pins. When external clock is used, input clock into XT pin and leave XT pin open.
Outputs sampling frequency selected at recording or playback.
VCK pin is used as a synchronizing signal when external ADC or DAC is used.
When this pin is “L” level input, the LSI is initialized.
Pins for testing. Set the pins to “L”.
Analog circuit signal ground output pin.
Inverting input pin for built-in OP amplifier. Noninverting input pin is connected to SG (Signal Ground)
internally.
MOUT is the output of internal OP amplifier to MIN, and LOUT is to LIN.
Left analog output pin from built-in LPF. This is the output pin of playback wavefroms, and is connected to
the amplifier for driving speakers.
Right analog output pin from built-in LPF. This is the output pin of playback wavefroms, and is connected to
the amplifier for driving speakers.
Digital power supply pin. Insert a minimum 0.1 mF bypass capacitor between this pin and DGND pin.
Digital GND pin.
Analog power supply pin. Insert a minimum 0.1 mF bypass capacitor between this pin and AGND pin.
Analog GND pin.
XT
XT
VCK
RESET
TEST0
TEST1
SG
MIN
LIN
MOUT
LOUT
AOUTL
AOUTR
DV
DD
DGND
AV
DD
AGND
I
O
O
I
I
O
I
O
O
O
—
—
—
—