HP Visualize J5000 hp Visualize J5000, J7000 workstations service handbook (a4 - Page 77

No Os Hpmc Iva

Page 77 highlights

Troubleshooting Identifying LCD-Indicated Conditions Table 3-1. Chassis Codes for J5000 and J7000 Workstations Ostat Code OFF CBE6 FRU SYS BD Message AtoE rope perr OFF CBE7 IO BD R2PCI intrnl err OFF CBE8 SYS BD AtoE rope perr OFF CBE9 IO BD Unknown Rope err FLT CBF0 SYS BD HPMC initiated FLT CBF1 SYS BD no OS HPMC IVA FLT CBF2 SYS BD bad OS HPMC len FLT CBF3 SYS BD bad OS HPMC addr FLT CBF4 SYS BD bad OS HPMC cksm FLT CBF5 SYS BD OS HPMC vector 0 WRN CBFA SYS BD prev HPMC logged FLT CBFB SYS BD brnch to OS HPMC FLT CBFC SYS BD OS HPMC br err FLT CBFD SYS BD unknown check FLT CBFE SYS BD HPMC during TOC FLT CBFF SYS BD multiple HPMCs Description Parity error between system I/O controller and Rope-to-PCI bridge. Rope-to-PCI bridge internal data error. Command parity error between system I/O controller and Rope-to-PCI bridge. Unknown rope error occurred. A High-Priority Machine Check entered the firmware HPMC handler. There is no HPMC vector for the operating system. Firmware will halt the CPU, requiring a power cycle to recover. The size of the operating system HPMC handler is invalid. Firmware will halt the CPU, requiring a power cycle to recover. The operating system HPMC handler vector is invalid. Firmware will halt the CPU, requiring a power cycle to recover. The operating system HPMC handler failed the checksum test. Firmware will halt the CPU, requiring a power cycle to recover. The size of the operating system HPMC handler is zero. Firmware will halt the CPU, requiring a power cycle to recover. Firmware detected unread PIM data from a previous HPMC and will overwrite it. Branching to the operating system HPMC handler. Branch to the operating system HPMC handler failed. Firmware will halt the CPU, requiring a power cycle to recover. The firmware trap handler didn't detect an HPMC, LPMC, or TOC. A High-Priority Machine Check occurred during Transfer of Control processing. A High-Priority Machine Check occurred while processing another HPMC. Chapter 3 73

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
  • 172
  • 173
  • 174
  • 175
  • 176
  • 177
  • 178

Chapter 3
73
Troubleshooting
Identifying LCD-Indicated Conditions
OFF
CBE6
SYS BD
AtoE rope perr
Parity error between system I/O controller
and Rope-to-PCI bridge.
OFF
CBE7
IO BD
R2PCI intrnl err
Rope-to-PCI bridge internal data error.
OFF
CBE8
SYS BD
AtoE rope perr
Command parity error between system
I/O controller and Rope-to-PCI bridge.
OFF
CBE9
IO BD
Unknown Rope err
Unknown rope error occurred.
FLT
CBF0
SYS BD
HPMC initiated
A High-Priority Machine Check entered
the firmware HPMC handler.
FLT
CBF1
SYS BD
no OS HPMC IVA
There is no HPMC vector for the
operating system. Firmware will halt the
CPU, requiring a power cycle to recover.
FLT
CBF2
SYS BD
bad OS HPMC len
The size of the operating system HPMC
handler is invalid. Firmware will halt the
CPU, requiring a power cycle to recover.
FLT
CBF3
SYS BD
bad OS HPMC addr
The operating system HPMC handler
vector is invalid. Firmware will halt the
CPU, requiring a power cycle to recover.
FLT
CBF4
SYS BD
bad OS HPMC cksm
The operating system HPMC handler
failed the checksum test. Firmware will
halt the CPU, requiring a power cycle to
recover.
FLT
CBF5
SYS BD
OS HPMC vector 0
The size of the operating system HPMC
handler is zero. Firmware will halt the
CPU, requiring a power cycle to recover.
WRN
CBFA
SYS BD
prev HPMC logged
Firmware detected unread PIM data from
a previous HPMC and will overwrite it.
FLT
CBFB
SYS BD
brnch to OS HPMC
Branching to the operating system HPMC
handler.
FLT
CBFC
SYS BD
OS HPMC br err
Branch to the operating system HPMC
handler failed. Firmware will halt the
CPU, requiring a power cycle to recover.
FLT
CBFD
SYS BD
unknown check
The firmware trap handler didn’t detect
an HPMC, LPMC, or TOC.
FLT
CBFE
SYS BD
HPMC during TOC
A High-Priority Machine Check occurred
during Transfer of Control processing.
FLT
CBFF
SYS BD
multiple HPMCs
A High-Priority Machine Check occurred
while processing another HPMC.
Table 3-1. Chassis Codes for J5000 and J7000 Workstations
Ostat
Code
FRU
Message
Description