Intel Q9400S Data Sheet - Page 21

Table 2-3., Voltage and Current Specifications - q9400 processor

Page 21 highlights

Electrical Specifications Table 2-3. Voltage and Current Specifications Symbol Parameter Processor Number ICC VTT VTT_OUT_LEFT and VTT_OUT_RIGHT ICC ITT ICC_VCCPLL ICC_GTLREF QX9770 Processor Number QX9650 Processor Number Q9650 Q9550 Q9550S Q9505 Q9505S Q9450 Q9400 Q9400S Q9300 Q8400 Q8300 Q8200 Q8400S Q8200S FSB termination voltage (DC + AC specifications) 3.20 GHz (12 MB Cache) ICC for 775_VR_CONFIG_05B: 3.00 GHz (12 MB Cache) ICC for 775_VR_CONFIG_05A: 3.0 GHz (12 MB Cache) 2.83 GHz (12 MB Cache) 2.83 GHz (12 MB Cache) 2.83 GHz (8 MB Cache) 2.83 GHz (8 MB Cache) 2.66 GHz (12 MB Cache) 2.66 GHz (6 MB Cache) 2.66 GHz (6 MB Cache) 2.50 GHz (6 MB Cache) 2.66 GHz (8 MB Cache) 2.50 GHz (4 MB Cache) 2.33 GHz (4 MB Cache) 2.66 GHz (8 MB Cache) 2.33 GHz (4 MB Cache) on Intel® 3 series Chipset family boards on Intel® 4 series Chipset family boards DC Current that may be drawn from VTT_OUT_LEFT and VTT_OUT_RIGHT per land ICC for VTT supply before VCC stable ICC for VTT supply after VCC stable ICC for PLL land ICC for GTLREF Min - - - 1.045 1.14 - - - - Typ - - - 1.1 1.2 - - - - Max Unit Notes2, 10 A 140 A 125 100 100 100 100 100 100 100 A 100 100 100 100 100 100 100 1.155 V 1.26 6 8, 9 580 mA 8.0 A 9 7.0 260 mA 200 µA NOTES: 1. Each processor is programmed with a maximum valid voltage identification value (VID), which is set at manufacturing and can not be altered. Individual maximum VID values are calibrated during manufacturing such that two processors at the same frequency may have different settings within the VID range. Note that this differs from the VID employed by the processor during a power management event (Thermal Monitor 2, Enhanced Intel SpeedStep® Technology, or Extended HALT State). 2. Unless otherwise noted, all specifications in this table are based on estimates and simulations or empirical data. These specifications will be updated with characterized data from silicon measurements at a later date. 3. These voltages are targets only. A variable voltage source should exist on systems in the event that a different voltage is required. See Section 2.3 and Table 2-1 for more information. 4. The voltage specification requirements are measured across VCC_SENSE and VSS_SENSE lands at the socket with a 100 MHz bandwidth oscilloscope, 1.5 pF maximum probe Datasheet 21

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104

Datasheet
21
Electrical Specifications
NOTES:
1.
Each processor is programmed with a maximum valid voltage identification value (VID),
which is set at manufacturing and can not be altered. Individual maximum VID values are
calibrated during manufacturing such that two processors at the same frequency may have
different settings within the VID range. Note that this differs from the VID employed by the
processor during a power management event (Thermal Monitor 2, Enhanced Intel
SpeedStep
®
Technology, or Extended HALT State).
2.
Unless otherwise noted, all specifications in this table are based on estimates and
simulations or empirical data. These specifications will be updated with characterized data
from silicon measurements at a later date.
3.
These voltages are targets only. A variable voltage source should exist on systems in the
event that a different voltage is required. See
Section 2.3
and
Table 2-1
for more
information.
4.
The voltage specification requirements are measured across VCC_SENSE and VSS_SENSE
lands at the socket with a 100 MHz bandwidth oscilloscope, 1.5 pF maximum probe
I
CC
Processor Number
QX9770
3.20 GHz (12 MB Cache)
140
A
6
Processor Number
QX9650
I
CC
for
775_VR_CONFIG_05B:
3.00 GHz (12 MB Cache)
125
A
Processor Number
Q9650
Q9550
Q9550S
Q9505
Q9505S
Q9450
Q9400
Q9400S
Q9300
Q8400
Q8300
Q8200
Q8400S
Q8200S
I
CC
for
775_VR_CONFIG_05A:
3.0 GHz (12 MB Cache)
2.83 GHz (12 MB Cache)
2.83 GHz (12 MB Cache)
2.83 GHz (8 MB Cache)
2.83 GHz (8 MB Cache)
2.66 GHz (12 MB Cache)
2.66 GHz (6 MB Cache)
2.66 GHz (6 MB Cache)
2.50 GHz (6 MB Cache)
2.66 GHz (8 MB Cache)
2.50 GHz (4 MB Cache)
2.33 GHz (4 MB Cache)
2.66 GHz (8 MB Cache)
2.33 GHz (4 MB Cache)
100
100
100
100
100
100
100
100
100
100
100
100
100
100
A
V
TT
FSB termination
voltage
(DC + AC
specifications)
on Intel
®
3 series
Chipset family boards
1.045
1.1
1.155
V
8, 9
on Intel
®
4 series
Chipset family boards
1.14
1.2
1.26
VTT_OUT_LEFT
and
VTT_OUT_RIGHT
I
CC
DC Current that may be drawn from
VTT_OUT_LEFT and VTT_OUT_RIGHT per land
580
mA
I
TT
I
CC
for V
TT
supply before V
CC
stable
I
CC
for V
TT
supply after V
CC
stable
8.0
7.0
A
9
I
CC_VCCPLL
I
CC
for PLL land
260
mA
I
CC_GTLREF
I
CC
for GTLREF
200
μA
Table 2-3.
Voltage and Current Specifications
Symbol
Parameter
Min
Typ
Max
Unit
Notes
2, 10