Intel Q9400S Data Sheet - Page 48

Land Name, Signal Buffer, Direction

Get Intel Q9400S - Core 2 Quad 2.66GHz 6M L2 Cache 1333MHz LGA775 Low Power Processor PDF manuals and user guides
UPC - 735858207973
View all Intel Q9400S manuals
Add to My Manuals
Save this manual to your list of manuals

Page 48 highlights

Land Listing and Signal Descriptions Table 4-1. Alphabetical Land Assignments Land Name Land # Signal Buffer Type Direction PECI PROCHOT# PWRGOOD PSI# REQ0# REQ1# REQ2# REQ3# REQ4# RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESET# RS0# RS1# RS2# SKTOCC# SLP# SMI# STPCLK# TCK TDI TDI_M TDO TDO_M TESTHI0 TESTHI1 TESTHI10 TESTHI2 TESTHI3 TESTHI4 G5 AL2 N1 Y3 K4 J5 M6 K6 J6 V2 A20 AC4 AE4 AE6 AH2 D1 D14 D16 E23 E6 E7 F23 F29 G6 N4 N5 P5 G23 B3 F5 A3 AE8 L2 P2 M3 AE1 AD1 W2 AF1 U1 F26 W3 H5 F25 G25 G27 Power/Other Input/Output Asynch CMOS Input/Output Power/Other Input Asynch CMOS Output Source Synch Input/Output Source Synch Input/Output Source Synch Input/Output Source Synch Input/Output Source Synch Input/Output Common Clock Common Clock Common Clock Common Clock Power/Other Asynch CMOS Asynch CMOS Asynch CMOS TAP TAP Power/Other TAP TAP Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Input Input Input Input Output Input Input Input Input Input Input Output Output Input Input Input Input Input Input Table 4-1. Alphabetical Land Assignments Land Name Land # Signal Buffer Type TESTHI5 TESTHI6 TESTHI7 THERMTRIP# TMS TRDY# TRST# VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC G26 G24 F24 M2 AC1 E3 AG1 AA8 AB8 AC23 AC24 AC25 AC26 AC27 AC28 AC29 AC30 AC8 AD23 AD24 AD25 AD26 AD27 AD28 AD29 AD30 AD8 AE11 AE12 AE14 AE15 AE18 AE19 AE21 AE22 AE23 AE9 AF11 AF12 AF14 AF15 AF18 AF19 AF21 AF22 AF8 Power/Other Power/Other Power/Other Asynch CMOS TAP Common Clock TAP Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Direction Input Input Input Output Input Input Input 48 Datasheet

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
Land Listing and Signal Descriptions
48
Datasheet
PECI
G5
Power/Other
Input/Output
PROCHOT#
AL2
Asynch CMOS
Input/Output
PWRGOOD
N1
Power/Other
Input
PSI#
Y3
Asynch CMOS
Output
REQ0#
K4
Source Synch
Input/Output
REQ1#
J5
Source Synch
Input/Output
REQ2#
M6
Source Synch
Input/Output
REQ3#
K6
Source Synch
Input/Output
REQ4#
J6
Source Synch
Input/Output
RESERVED
V2
RESERVED
A20
RESERVED
AC4
RESERVED
AE4
RESERVED
AE6
RESERVED
AH2
RESERVED
D1
RESERVED
D14
RESERVED
D16
RESERVED
E23
RESERVED
E6
RESERVED
E7
RESERVED
F23
RESERVED
F29
RESERVED
G6
RESERVED
N4
RESERVED
N5
RESERVED
P5
RESET#
G23
Common Clock
Input
RS0#
B3
Common Clock
Input
RS1#
F5
Common Clock
Input
RS2#
A3
Common Clock
Input
SKTOCC#
AE8
Power/Other
Output
SLP#
L2
Asynch CMOS
Input
SMI#
P2
Asynch CMOS
Input
STPCLK#
M3
Asynch CMOS
Input
TCK
AE1
TAP
Input
TDI
AD1
TAP
Input
TDI_M
W2
Power/Other
Input
TDO
AF1
TAP
Output
TDO_M
U1
TAP
Output
TESTHI0
F26
Power/Other
Input
TESTHI1
W3
Power/Other
Input
TESTHI10
H5
Power/Other
Input
TESTHI2
F25
Power/Other
Input
TESTHI3
G25
Power/Other
Input
TESTHI4
G27
Power/Other
Input
Table 4-1.
Alphabetical Land
Assignments
Land Name
Land #
Signal Buffer
Type
Direction
TESTHI5
G26
Power/Other
Input
TESTHI6
G24
Power/Other
Input
TESTHI7
F24
Power/Other
Input
THERMTRIP#
M2
Asynch CMOS
Output
TMS
AC1
TAP
Input
TRDY#
E3
Common Clock
Input
TRST#
AG1
TAP
Input
VCC
AA8
Power/Other
VCC
AB8
Power/Other
VCC
AC23
Power/Other
VCC
AC24
Power/Other
VCC
AC25
Power/Other
VCC
AC26
Power/Other
VCC
AC27
Power/Other
VCC
AC28
Power/Other
VCC
AC29
Power/Other
VCC
AC30
Power/Other
VCC
AC8
Power/Other
VCC
AD23
Power/Other
VCC
AD24
Power/Other
VCC
AD25
Power/Other
VCC
AD26
Power/Other
VCC
AD27
Power/Other
VCC
AD28
Power/Other
VCC
AD29
Power/Other
VCC
AD30
Power/Other
VCC
AD8
Power/Other
VCC
AE11
Power/Other
VCC
AE12
Power/Other
VCC
AE14
Power/Other
VCC
AE15
Power/Other
VCC
AE18
Power/Other
VCC
AE19
Power/Other
VCC
AE21
Power/Other
VCC
AE22
Power/Other
VCC
AE23
Power/Other
VCC
AE9
Power/Other
VCC
AF11
Power/Other
VCC
AF12
Power/Other
VCC
AF14
Power/Other
VCC
AF15
Power/Other
VCC
AF18
Power/Other
VCC
AF19
Power/Other
VCC
AF21
Power/Other
VCC
AF22
Power/Other
VCC
AF8
Power/Other
Table 4-1.
Alphabetical Land
Assignments
Land Name
Land #
Signal Buffer
Type
Direction