Intel Q9400S Data Sheet - Page 55

Table 4-2., Numerical Land, Assignment

Page 55 highlights

Land Listing and Signal Descriptions Table 4-2. Numerical Land Assignment Land # Land Name Signal Buffer Type Direction AA1 AA2 VTT_OUT_RI GHT FC39 Power/Other Power/Other Output AA3 AA4 AA5 AA6 AA7 AA8 AA23 AA24 AA25 AA26 AA27 AA28 AA29 AA30 AB1 AB2 AB3 VSS A21# A23# VSS VSS VCC VSS VSS VSS VSS VSS VSS VSS VSS VSS IERR# FC37 Power/Other Source Synch Source Synch Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Asynch CMOS Power/Other Input/Output Input/Output Output AB4 AB5 A26# A24# Source Synch Input/Output Source Synch Input/Output AB6 AB7 A17# VSS Source Synch Input/Output Power/Other AB8 AB23 VCC VSS Power/Other Power/Other AB24 AB25 VSS VSS Power/Other Power/Other AB26 AB27 VSS VSS Power/Other Power/Other AB28 AB29 AB30 AC1 AC2 AC3 AC4 AC5 AC6 AC7 AC8 AC23 AC24 AC25 AC26 AC27 VSS VSS VSS TMS DBR# VSS RESERVED A25# VSS VSS VCC VCC VCC VCC VCC VCC Power/Other Power/Other Power/Other TAP Power/Other Power/Other Input Output Source Synch Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Input/Output Table 4-2. Numerical Land Assignment Land # Land Name Signal Buffer Type Direction AC28 AC29 AC30 AD1 AD2 AD3 AD4 AD5 AD6 AD7 AD8 AD23 AD24 VCC VCC VCC TDI BPM2# FC36 VSS ADSTB1# A22# VSS VCC VCC VCC Power/Other Power/Other Power/Other TAP Input Common Clock Input/Output Power/Other Power/Other Source Synch Input/Output Source Synch Input/Output Power/Other Power/Other Power/Other Power/Other AD25 AD26 VCC VCC Power/Other Power/Other AD27 AD28 VCC VCC Power/Other Power/Other AD29 AD30 VCC VCC Power/Other Power/Other AE1 TCK TAP Input AE2 VSS Power/Other AE3 FC18 Power/Other AE4 RESERVED AE5 AE6 AE7 AE8 AE9 AE10 VSS RESERVED VSS SKTOCC# VCC VSS Power/Other Power/Other Power/Other Power/Other Power/Other Output AE11 AE12 VCC VCC Power/Other Power/Other AE13 AE14 VSS VCC Power/Other Power/Other AE15 AE16 AE17 AE18 AE19 AE20 AE21 AE22 AE23 AE24 AE25 AE26 AE27 VCC VSS VSS VCC VCC VSS VCC VCC VCC VSS VSS VSS VSS Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Datasheet 55

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104

Land Listing and Signal Descriptions
Datasheet
55
Table 4-2.
Numerical Land
Assignment
Land
#
Land Name
Signal Buffer
Type
Direction
AA1
VTT_OUT_RI
GHT
Power/Other
Output
AA2
FC39
Power/Other
AA3
VSS
Power/Other
AA4
A21#
Source Synch
Input/Output
AA5
A23#
Source Synch
Input/Output
AA6
VSS
Power/Other
AA7
VSS
Power/Other
AA8
VCC
Power/Other
AA23
VSS
Power/Other
AA24
VSS
Power/Other
AA25
VSS
Power/Other
AA26
VSS
Power/Other
AA27
VSS
Power/Other
AA28
VSS
Power/Other
AA29
VSS
Power/Other
AA30
VSS
Power/Other
AB1
VSS
Power/Other
AB2
IERR#
Asynch CMOS
Output
AB3
FC37
Power/Other
AB4
A26#
Source Synch
Input/Output
AB5
A24#
Source Synch
Input/Output
AB6
A17#
Source Synch
Input/Output
AB7
VSS
Power/Other
AB8
VCC
Power/Other
AB23
VSS
Power/Other
AB24
VSS
Power/Other
AB25
VSS
Power/Other
AB26
VSS
Power/Other
AB27
VSS
Power/Other
AB28
VSS
Power/Other
AB29
VSS
Power/Other
AB30
VSS
Power/Other
AC1
TMS
TAP
Input
AC2
DBR#
Power/Other
Output
AC3
VSS
Power/Other
AC4
RESERVED
AC5
A25#
Source Synch
Input/Output
AC6
VSS
Power/Other
AC7
VSS
Power/Other
AC8
VCC
Power/Other
AC23
VCC
Power/Other
AC24
VCC
Power/Other
AC25
VCC
Power/Other
AC26
VCC
Power/Other
AC27
VCC
Power/Other
AC28
VCC
Power/Other
AC29
VCC
Power/Other
AC30
VCC
Power/Other
AD1
TDI
TAP
Input
AD2
BPM2#
Common Clock
Input/Output
AD3
FC36
Power/Other
AD4
VSS
Power/Other
AD5
ADSTB1#
Source Synch
Input/Output
AD6
A22#
Source Synch
Input/Output
AD7
VSS
Power/Other
AD8
VCC
Power/Other
AD23
VCC
Power/Other
AD24
VCC
Power/Other
AD25
VCC
Power/Other
AD26
VCC
Power/Other
AD27
VCC
Power/Other
AD28
VCC
Power/Other
AD29
VCC
Power/Other
AD30
VCC
Power/Other
AE1
TCK
TAP
Input
AE2
VSS
Power/Other
AE3
FC18
Power/Other
AE4
RESERVED
AE5
VSS
Power/Other
AE6
RESERVED
AE7
VSS
Power/Other
AE8
SKTOCC#
Power/Other
Output
AE9
VCC
Power/Other
AE10
VSS
Power/Other
AE11
VCC
Power/Other
AE12
VCC
Power/Other
AE13
VSS
Power/Other
AE14
VCC
Power/Other
AE15
VCC
Power/Other
AE16
VSS
Power/Other
AE17
VSS
Power/Other
AE18
VCC
Power/Other
AE19
VCC
Power/Other
AE20
VSS
Power/Other
AE21
VCC
Power/Other
AE22
VCC
Power/Other
AE23
VCC
Power/Other
AE24
VSS
Power/Other
AE25
VSS
Power/Other
AE26
VSS
Power/Other
AE27
VSS
Power/Other
Table 4-2.
Numerical Land
Assignment
Land
#
Land Name
Signal Buffer
Type
Direction