Epson ActionTower 7500 User Manual - Page 165

Controllers, Cache, coprocessor, Clock, calendar, PCI Chipset, Video, Diskette

Get Epson ActionTower 7500 PDF manuals and user guides View all Epson ActionTower 7500 manuals
Add to My Manuals
Save this manual to your list of manuals

Page 165 highlights

Cache Math coprocessor Clock/ calendar 8 or 16KB of internal cache in the processor; supports 128,256, or 512KB of external cache with 32K x 8,64K x 8, or 128K x 8,15ns or 20ns SRAM DIP chips and a 32K x 8 tag chip Math coprocessor built into the processor on all DX and Intel Pentium OverDrive processors Real-time clock, calendar, and CMOS RAM socketed on main system board with integrated Lithium battery Controllers PCI Chipset Video Diskette Provides PCI caching, memory and control for the PCI bus, and the two-channel PCI IDE interface; integrated PCI bridge translates CPU bus cycles to PCI bus cycles and CPU-to-PC1 memory write cycles to PCI burst cycles Cirrus Logic® GD5430 high-performance GUI accelerator controller supports resolutions up to 1024 x 768 in 256 colors with 1MB of VRAM; 1280 x 1024 with 2MB of VRAM Controller on main system board supports up to two diskette drives or one diskette/ combo diskette and one tape drive Specifications A-3

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
  • 172
  • 173
  • 174
  • 175
  • 176
  • 177
  • 178
  • 179
  • 180
  • 181
  • 182
  • 183
  • 184
  • 185
  • 186
  • 187
  • 188
  • 189
  • 190
  • 191
  • 192
  • 193
  • 194
  • 195
  • 196
Cache
8 or 16KB of internal cache in the
processor; supports 128,256, or 512KB of
external cache with 32K x 8,64K x 8, or
128K x 8,15ns or 20ns SRAM DIP chips
and a 32K x 8 tag chip
Math
coprocessor
Math coprocessor built into the processor
on all DX and Intel Pentium OverDrive
processors
Clock/
calendar
Real-time clock, calendar, and CMOS
RAM socketed on main system board with
integrated Lithium battery
Controllers
PCI Chipset
Provides PCI caching, memory and
control for the PCI bus, and the
two-channel PCI IDE interface; integrated
PCI bridge translates CPU bus cycles to
PCI bus cycles and CPU-to-PC1 memory
write cycles to PCI burst cycles
Video
Diskette
Cirrus Logic
®
GD5430 high-performance
GUI accelerator controller supports
resolutions up to 1024 x 768 in 256 colors
with 1MB of VRAM; 1280 x 1024 with 2MB
of VRAM
Controller on main system board supports
up to two diskette drives or one diskette/
combo diskette and one tape drive
Specifications
A-3