Gateway 9315 Gateway 9315 Server User Guide - Page 119

Bootblock initialization code checkpoints, bootblock initialization

Page 119 highlights

Check point AB AC B1 00 61-70 Diagnostic LED decoder G=Green, R=Red, O=Orange O Off O G O G R Off R Off R O Off Off Off Off - - - - Description Prepare BBS in Int 19 boot. End of POST initialization of chipset registers. Save system context for ACPI. Pass control to OS Loader (typically INT19h). OEM POST Error. This range is reserved for chipset vendors and system manufacturers. The error associated with this value may be different from one platform to the next. Bootblock initialization code checkpoints The Bootblock initialization code sets up the chipset, memory, and other components before system memory is available. The following table provides the diagnostic LED codes for these checkpoints and describes the type of checkpoints that may occur during the bootblock initialization: Check Diagnostic LED decoder Description point G=Green, R=Red, O=Orange Before R R Off O Early chipset initialization is done. Early super I/O initialization D1 is done, including RTC and keyboard controller, NMI is disabled. D1 R R Off O Perform keyboard controller BAT test. Check if waking up from power management suspend state. Save power-on CPUID value in scratch CMOS. D0 R R Off R Go to flat mode with 4 GB limit and GA20 enabled. Verify the bootblock checksum. D2 R R G R Disable CACHE before memory detection. Execute full memory sizing module. Verify that flat mode is enabled. D3 R R G O If memory sizing module not executed, start memory refresh and do memory sizing in Bootblock code. Do additional chipset initialization. Re-enable CACHE. Verify that flat mode is enabled. D4 R O Off R Test base 512 KB memory. Adjust policies and cache first 8 MB. Set stack D5 R O Off O Bootblock code is copied from ROM to lower system memory and control is given to it. BIOS now executes out of RAM. 114 www.gateway.com

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168

114
www.gateway.com
Bootblock initialization code checkpoints
The Bootblock initialization code sets up the chipset, memory, and other components
before system memory is available. The following table provides the diagnostic LED codes
for these checkpoints and describes the type of checkpoints that may occur during the
bootblock initialization:
AB
O
Off
O
G
Prepare BBS in Int 19 boot.
AC
O
G
R
Off
End of POST initialization of chipset registers.
B1
R
Off
R
O
Save system context for ACPI.
00
Off
Off
Off
Off
Pass control to OS Loader (typically INT19h).
61-70
-
-
-
-
OEM POST Error. This range is reserved for chipset vendors and
system manufacturers. The error associated with this value may
be different from one platform to the next.
Check
point
Diagnostic LED decoder
G=Green, R=Red, O=Orange
Description
Before
D1
R
R
Off
O
Early chipset initialization is done. Early super I/O initialization
is done, including RTC and keyboard controller, NMI is disabled.
D1
R
R
Off
O
Perform keyboard controller BAT test. Check if waking up from
power management suspend state. Save power-on CPUID value
in scratch CMOS.
D0
R
R
Off
R
Go to flat mode with 4 GB limit and GA20 enabled. Verify the
bootblock checksum.
D2
R
R
G
R
Disable CACHE before memory detection. Execute full memory
sizing module. Verify that flat mode is enabled.
D3
R
R
G
O
If memory sizing module not executed, start memory refresh and
do memory sizing in Bootblock code. Do additional chipset
initialization. Re-enable CACHE. Verify that flat mode is enabled.
D4
R
O
Off
R
Test base 512 KB memory. Adjust policies and cache first 8 MB.
Set stack
D5
R
O
Off
O
Bootblock code is copied from ROM to lower system memory and
control is given to it. BIOS now executes out of RAM.
Check
point
Diagnostic LED decoder
G=Green, R=Red, O=Orange
Description