HP Server rp7420 HP 9000 rp7420 Server - User Service Guide, Fifth Edition - Page 23

PDH Riser Board, Central Processor Units, Memory Subsystem

Page 23 highlights

Figure 1-7 Memory Subsystem PDH Riser Board The Platform Dependant Hardware Riser board is a daughter card for the cell board. It contains a micro-processor memory interface microcircuit, processor-dependent hardware including the processor-dependent code (PDC), flash memory, and a manageability microcontroller, called the Platform Dependant Hardware Controller (PDHC) with associated circuitry. The PDH obtains cell board configuration information from cell board signals and from the LPM on the cell. The PDH riser board contains circuitry that the cell board requires to function and, therefore, each cell board must have a PDH riser installed before it is added to a server. Central Processor Units The cell board can hold up to eight (four dual-core) CPUs and can be populated with CPUs in increments of two CPUs. On a cell board, the processors must be the same type and speed. Two CPUs is the minimum configuration allowed on the HP 9000 rp7420 server. There are two Frontside Buses (FBS), one for sockets 0 and 1, and one for sockets 2 and 3. Each FBS must have either a CPU or a terminator at the end of the bus or the board does not operate properly. There cannot be a terminator board in socket 1 or socket 3 locations. For the CPU load order that must be maintained when adding CPUs to the cell board, see Table 1-2. For the locations on the cell board for installing CPUs, see Figure 1-8. Table 1-2 Cell Board CPU Load Order Number of Socket 0 Location CPUs Installed Two CPU installed Four CPU installed Socket 1 Location Empty slot Empty slot Socket 2 Location Terminator CPU installed Socket 3 Location Empty Empty Detailed HP 9000 rp7420 Server Description 23

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127

Figure 1-7 Memory Subsystem
PDH Riser Board
The Platform Dependant Hardware Riser board is a daughter card for the cell board. It contains
a micro-processor memory interface microcircuit, processor-dependent hardware including the
processor-dependent code (PDC), flash memory, and a manageability microcontroller, called
the Platform Dependant Hardware Controller (PDHC) with associated circuitry. The PDH obtains
cell board configuration information from cell board signals and from the LPM on the cell.
The PDH riser board contains circuitry that the cell board requires to function and, therefore,
each cell board must have a PDH riser installed before it is added to a server.
Central Processor Units
The cell board can hold up to eight (four dual-core) CPUs and can be populated with CPUs in
increments of two CPUs. On a cell board, the processors must be the same type and speed. Two
CPUs is the minimum configuration allowed on the HP 9000 rp7420 server. There are two
Frontside Buses (FBS), one for sockets 0 and 1, and one for sockets 2 and 3. Each FBS must have
either a CPU or a terminator at the end of the bus or the board does not operate properly. There
cannot be a terminator board in socket 1 or socket 3 locations. For the CPU load order that must
be maintained when adding CPUs to the cell board, see
Table 1-2
. For the locations on the cell
board for installing CPUs, see
Figure 1-8
.
Table 1-2 Cell Board CPU Load Order
Socket 3 Location
Socket 2 Location
Socket 1 Location
Socket 0 Location
Number of
CPUs Installed
Empty
Terminator
Empty slot
CPU installed
Two
Empty
CPU installed
Empty slot
CPU installed
Four
Detailed HP 9000 rp7420 Server Description
23