HP Surestore Disk Array 12h System Administrator's Guide for HP-UX, MPE, and W - Page 69

Disable Read Hits, Force Unit Access

Page 69 highlights

HP-UX Using the ARM Command Line Utilities for HP-UX Viewing the Disk Array General Configuration Settings Parameter Force Unit Access Response Disable Read Hits Resiliency Threshold Default Setting 2 FALSE 4 Description Controls the array's response to the FUA bit. The FUA bit is a command from the host when Write Cache is enabled. It gives the host an opportunity to flush write cache on command: If this field is 0, then the FUA bit is ignored. If this field is 1, then the FUA bit in a write command disables immediate report on the write and all write cache data for the involved LUN will be flushed. If this field is 2, then the FUA bit in a write command disables immediate report on the write and all write cache data for the involved LUN will be flushed along with the map journal before completing the write request. If NVRAM use is disabled due to the chosen map resiliency mode, then this field is ignored. Controls the array's ability to satisfy read commands from write cache contents during FUA processing. If NVRAM use is disabled due to the chosen map resiliency mode, then read data is never satisfied out of write cache. Specifies the maximum time between delivery of the response to a write command to the host, and initiation of associated writes out of write cache and map journal to disks. This time is specified in seconds. This maximum time is submitted to the scheduler for implementation. Depending on the priority of other events in the scheduler, the desired time may not be implemented. If NVRAM use is disabled due to the chosen map resiliency mode, then this field is ignored. The 0 value of this field is not the same as disabling NVRAM use. A value of 0h indicates that no maximum time will be enforced and that no recovery image will be available. 69

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
  • 172
  • 173
  • 174
  • 175
  • 176
  • 177
  • 178
  • 179
  • 180
  • 181
  • 182
  • 183
  • 184
  • 185
  • 186
  • 187
  • 188
  • 189
  • 190
  • 191
  • 192
  • 193
  • 194
  • 195
  • 196
  • 197
  • 198
  • 199
  • 200
  • 201
  • 202
  • 203
  • 204
  • 205
  • 206
  • 207
  • 208
  • 209
  • 210
  • 211
  • 212
  • 213
  • 214
  • 215
  • 216
  • 217
  • 218
  • 219
  • 220
  • 221
  • 222
  • 223
  • 224
  • 225
  • 226
  • 227
  • 228
  • 229
  • 230
  • 231
  • 232
  • 233
  • 234
  • 235
  • 236
  • 237
  • 238
  • 239
  • 240
  • 241
  • 242
  • 243
  • 244
  • 245
  • 246
  • 247
  • 248
  • 249
  • 250
  • 251
  • 252
  • 253
  • 254
  • 255
  • 256
  • 257
  • 258
  • 259
  • 260
  • 261
  • 262
  • 263
  • 264
  • 265
  • 266
  • 267
  • 268
  • 269
  • 270
  • 271
  • 272
  • 273
  • 274
  • 275
  • 276
  • 277
  • 278
  • 279

Using the ARM Command Line Utilities for HP-UX
Viewing the Disk Array General Configuration Settings
69
HP-UX
Parameter
Default
Setting
Description
Force Unit Access
Response
2
Controls the array’s response to the FUA bit. The FUA bit
is a command from the host when Write Cache is
enabled. It gives the host an opportunity to flush write
cache on command:
If this field is 0, then the FUA bit is ignored.
If this field is 1, then the FUA bit in a write command
disables immediate report on the write and all write cache
data for the involved LUN will be flushed.
If this field is 2, then the FUA bit in a write command
disables immediate report on the write and all write cache
data for the involved LUN will be flushed along with the
map journal before completing the write request.
If NVRAM use is disabled due to the chosen map
resiliency mode, then this field is ignored.
Disable Read Hits
FALSE
Controls the array’s ability to satisfy read commands from
write cache contents during FUA processing. If NVRAM
use is disabled due to the chosen map resiliency mode,
then read data is never satisfied out of write cache.
Resiliency Threshold
4
Specifies the maximum time between delivery of the
response to a write command to the host, and initiation of
associated writes out of write cache and map journal to
disks. This time is specified in seconds. This maximum
time is submitted to the scheduler for implementation.
Depending on the priority of other events in the scheduler,
the desired time may not be implemented. If NVRAM use
is disabled due to the chosen map resiliency mode, then
this field is ignored. The 0 value of this field is not the
same as disabling NVRAM use. A value of 0h indicates
that no maximum time will be enforced and that no
recovery image will be available.