IBM 88554RU Installation Guide - Page 22

Two PCI-X bridges, Bandwidth, Calculation

Page 22 highlights

Memory controller A single memory controller, code named "Cyclone", located within the memory-board assembly. Two PCI-X bridges Two PCI-X bridges, code named "Winnipeg", one located on the PCI-X board and the other on the I/O board. These control both the PCI-X and Remote I/O. Figure 1-4 shows the various IBM XA-64 components in an x455 configuration. CPU 1 CPU 2 6.4 GBps CPU 3 CPU 4 400 MHz DDR DDR DDR DDR DDR DDR DDR DDR SMI-E SMI-E SMI-E SMI-E 64 MB L4 cache 6.4 GBps SMP scalability ports Cache and scalability controller Port 1 3.2 GBps 3.2 GBps Memory controller Port 2 3.2 GBps 200 MHz 2-way or 4-way interleaved DDR Processor-board assembly RXE Expansion Port A 66 MHz PCI-X bridge (1 GBps) 66 MHz 33 MHz Ultra320 SCSI Video 3x USB Gigabit Ethernet Serial RSA 1 GBps Bus A Memory-board assembly 1 GBps PCI-X bridge B-100 C-133 D-133 RXE Expansion Port B (1 GBps) 64-bit 64-bit 64-bit 66 MHz 100 MHz 133 MHz IBM XA-64 ("Summit") core chipset Figure 1-4 xSeries 455 system block diagram Table 1-3 shows how the bandwidths in Figure 1-4 are calculated. Table 1-3 Bus speeds From To CPUs Cache controller L4 Cache Cache controller Bandwidth 6.4 GBps 6.4 GBps Calculation 400 MHz x 128-bit data path 400 MHz x 128-bit data path 8 IBM xSeries 455 Planning and Installation Guide Eserver

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
  • 172
  • 173
  • 174
  • 175
  • 176
  • 177
  • 178
  • 179
  • 180
  • 181
  • 182
  • 183
  • 184
  • 185
  • 186
  • 187
  • 188
  • 189
  • 190
  • 191
  • 192
  • 193
  • 194
  • 195
  • 196
  • 197
  • 198
  • 199
  • 200
  • 201
  • 202
  • 203
  • 204
  • 205
  • 206
  • 207
  • 208
  • 209
  • 210
  • 211
  • 212
  • 213
  • 214
  • 215
  • 216
  • 217
  • 218
  • 219
  • 220
  • 221
  • 222
  • 223
  • 224
  • 225
  • 226
  • 227
  • 228
  • 229
  • 230
  • 231
  • 232

8
IBM
Eserver
xSeries 455 Planning and Installation Guide
±
Memory controller
A single memory controller, code named “Cyclone”, located within the
memory-board assembly.
±
Two PCI-X bridges
Two PCI-X bridges, code named “Winnipeg”, one located on the PCI-X board
and the other on the I/O board. These control both the PCI-X and Remote I/O.
Figure 1-4 shows the various IBM XA-64 components in an x455 configuration.
Figure 1-4
xSeries 455 system block diagram
Table 1-3 shows how the bandwidths in Figure 1-4 are calculated.
Table 1-3
Bus speeds
Ultra320
SCSI
Gigabit
Ethernet
Video
3x USB
Serial
RSA
33 MHz
66 MHz
64-bit
66 MHz
64-bit
100 MHz
64-bit
133 MHz
Bus A
66 MHz
RXE
Expansion
Port A
(1 GBps)
B-100
D-133
C-133
IBM XA-64
("Summit")
core chipset
6.4 GBps
64 MB
L4 cache
400 MHz
3.2 GBps
CPU 1
CPU 2
CPU 3
CPU 4
PCI-X bridge
PCI-X bridge
RXE
Expansion
Port B
(1 GBps)
1 GBps
1 GBps
200 MHz
2-way or 4-way
interleaved DDR
Port 2
3.2 GBps
Port 1
3.2 GBps
DDR
DDR
DDR
DDR
DDR
DDR
SMI-E
DDR
DDR
Memory
controller
SMI-E
SMI-E
SMI-E
6.4 GBps
Processor-board assembly
Memory-board assembly
Cache and
scalability
controller
SMP scalability
ports
From
To
Bandwidth
Calculation
CPUs
Cache controller
6.4 GBps
400 MHz x 128-bit data path
L4 Cache
Cache controller
6.4 GBps
400 MHz x 128-bit data path