IBM 88554RU Installation Guide - Page 74

Memory performance considerations, total of 4 GB

Page 74 highlights

Complete the following steps to replace a DIMM in your server with the server turned on: 1. Open the cover and verify that the memory hot-plug enabled LED on the DIMM access door is lit before removing and replacing the DIMM. 2. Open the DIMM access door and verify that the memory port LED is off before replacing a DIMM. Then open the retaining clip on each end of the DIMM connector and remove the DIMM from the server. 3. Install the new DIMM. Take the usual anti-static precautions. 4. Close the DIMM access door. Note: The memory hot-plug enabled LED flashes to indicate that data is being mirrored on the replacement DIMMs. Wait until the LED stops flashing before you hot-place DIMMs again. Memory performance considerations As shown in the server block diagram in Figure 1-4 on page 8, there are two memory ports to the memory controller, each with a throughput of up to 3.2 GBps. These ports correspond to the ports as shown in Figure 3-2 on page 58. The front-side bus of the processors is 6.4 GBps, so maximum performance is achieved when both memory ports are used to access memory simultaneously. Important: The XceL4 Accelerator Cache has been designed with commercial workloads in mind that tend to have high cache hit rates. This effectively boosts performance and compensates in part for the 3.2 GBps bandwidth between the Cache and Scalability Controller and Memory Controller. Consequently, for maximum performance, you should install four DIMMs of the same size at a time into a bank (see Table 3-4 on page 59). In this configuration, all memory addresses are spread across all four DIMMs in the bank and, when accessed, both memory ports are used. Maximum performance can also be achieved with DIMMs of different sizes, as long as the total memory in port 1 matches the total memory in port 2. For example, if you have six DIMMs (four 512 MB DIMMs and two 1 GB DIMMs for a total of 4 GB), install all four 512 MB DIMMs (2 GB) in port 1 and the two 1 GB DIMMs (also 2 GB) in port 2. If there is a mismatch between the total memory in port 1 and the total memory in port 2, then there will be a delay when accessing the upper memory, for example, if you have two 512 MB DIMMs and two 1 GB DIMMs. 60 IBM xSeries 455 Planning and Installation Guide Eserver

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
  • 172
  • 173
  • 174
  • 175
  • 176
  • 177
  • 178
  • 179
  • 180
  • 181
  • 182
  • 183
  • 184
  • 185
  • 186
  • 187
  • 188
  • 189
  • 190
  • 191
  • 192
  • 193
  • 194
  • 195
  • 196
  • 197
  • 198
  • 199
  • 200
  • 201
  • 202
  • 203
  • 204
  • 205
  • 206
  • 207
  • 208
  • 209
  • 210
  • 211
  • 212
  • 213
  • 214
  • 215
  • 216
  • 217
  • 218
  • 219
  • 220
  • 221
  • 222
  • 223
  • 224
  • 225
  • 226
  • 227
  • 228
  • 229
  • 230
  • 231
  • 232

60
IBM
Eserver
xSeries 455 Planning and Installation Guide
Complete the following steps to replace a DIMM in your server with the server
turned on:
1.
Open the cover and verify that the memory hot-plug enabled LED on the
DIMM access door is lit before removing and replacing the DIMM.
2.
Open the DIMM access door and verify that the memory port LED is off
before replacing a DIMM. Then open the retaining clip on each end of the
DIMM connector and remove the DIMM from the server.
3.
Install the new DIMM. Take the usual anti-static precautions.
4.
Close the DIMM access door.
Memory performance considerations
As shown in the server block diagram in Figure 1-4 on page 8, there are two
memory ports to the memory controller, each with a throughput of up to 3.2
GBps. These ports correspond to the ports as shown in Figure 3-2 on page 58.
The front-side bus of the processors is 6.4 GBps, so maximum performance is
achieved when both memory ports are used to access memory simultaneously.
Consequently, for maximum performance, you should install four DIMMs of the
same size at a time into a bank (see Table 3-4 on page 59). In this configuration,
all memory addresses are spread across all four DIMMs in the bank and, when
accessed, both memory ports are used.
Maximum performance can also be achieved with DIMMs of different sizes, as
long as the total memory in port 1 matches the total memory in port 2. For
example, if you have six DIMMs (four 512 MB DIMMs and two 1 GB DIMMs for a
total of 4 GB), install all four 512 MB DIMMs (2 GB) in port 1 and the two 1 GB
DIMMs (also 2 GB) in port 2.
If there is a mismatch between the total memory in port 1 and the total memory in
port 2, then there will be a delay when accessing the upper memory, for example,
if you have two 512 MB DIMMs and two 1 GB DIMMs.
Note:
The memory hot-plug enabled LED flashes to indicate that data is being
mirrored on the replacement DIMMs. Wait until the LED stops flashing before
you hot-place DIMMs again.
Important:
The XceL4 Accelerator Cache has been designed with
commercial workloads in mind that tend to have high cache hit rates. This
effectively boosts performance and compensates in part for the 3.2 GBps
bandwidth between the Cache and Scalability Controller and Memory
Controller.