IBM 88554RU Installation Guide - Page 24

Intel Itanium 2 processors, Level 1 cache, 32 KB

Page 24 highlights

The processor-board assembly is also equipped with LEDs for light path diagnostics for the following components: Each processor Each power module ("pod") In addition, a "remind" button is located on the upper side of the processor-board assembly. Pressing this button while the processor-board assembly is not attached to AC power will illuminate any light path LEDs for 10 seconds that had been lit while the system was under power. Intel Itanium 2 processors The Itanium 2 processor used in the x455 is code named "Madison". It uses a ZIF socket design and its small form factor is what allows up to four processors in a 4U dense machine. Table 1-4 outlines some of the differences between the Itanium and Itanium 2 processors (both the "Madison" and the earlier "McKinley" processor). Table 1-4 Itanium v Itanium 2 processors Feature Itanium Processor core speed 733 or 800 MHz L3 Cache 2 or 4 MB Frontside bus 266 MHz Frontside bus bandwidth 2.1 GBps Pipeline stages 10 Issue ports 9 on-board registers 328 Integer units 3 Branch units 3 Floating point units 2 SIMD units 2 Load and store units 2 (total) Itanium 2 "McKinley" 900 MHz or 1.0 GHz 1.5 or 3 MB 400 MHz, 128 bit 6.4 GBps 8 11 328 6 3 2 1 2 load and 2 store Itanium 2 "Madison" 1.3, 1.4 or 1.5 GHz 3, 4 or 6 MB 400 MHz, 128 bit 6.4 GBps 8 11 328 6 3 2 1 2 load and 2 store The Itanium 2 processor has three levels of cache, all of which are on the processor die: Level 1 cache, 32 KB 10 IBM xSeries 455 Planning and Installation Guide Eserver

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
  • 172
  • 173
  • 174
  • 175
  • 176
  • 177
  • 178
  • 179
  • 180
  • 181
  • 182
  • 183
  • 184
  • 185
  • 186
  • 187
  • 188
  • 189
  • 190
  • 191
  • 192
  • 193
  • 194
  • 195
  • 196
  • 197
  • 198
  • 199
  • 200
  • 201
  • 202
  • 203
  • 204
  • 205
  • 206
  • 207
  • 208
  • 209
  • 210
  • 211
  • 212
  • 213
  • 214
  • 215
  • 216
  • 217
  • 218
  • 219
  • 220
  • 221
  • 222
  • 223
  • 224
  • 225
  • 226
  • 227
  • 228
  • 229
  • 230
  • 231
  • 232

10
IBM
Eserver
xSeries 455 Planning and Installation Guide
The processor-board assembly is also equipped with LEDs for light path
diagnostics for the following components:
±
Each processor
±
Each power module (“pod”)
In addition, a “remind” button is located on the upper side of the processor-board
assembly. Pressing this button while the processor-board assembly is not
attached to AC power will illuminate any light path LEDs for 10 seconds that had
been lit while the system was under power.
Intel Itanium 2 processors
The Itanium 2 processor used in the x455 is code named “Madison”. It uses a
ZIF socket design and its small form factor is what allows up to four processors in
a 4U dense machine.
Table 1-4 outlines some of the differences between the Itanium and Itanium 2
processors (both the “Madison” and the earlier “McKinley” processor).
Table 1-4
Itanium v Itanium 2 processors
The Itanium 2 processor has three levels of cache, all of which are on the
processor die:
±
Level 1 cache, 32 KB
Feature
Itanium
Itanium 2 “McKinley”
Itanium 2 “Madison”
Processor core speed
733 or 800 MHz
900 MHz or 1.0 GHz
1.3, 1.4 or 1.5 GHz
L3 Cache
2 or 4 MB
1.5 or 3 MB
3, 4 or 6 MB
Frontside bus
266 MHz
400 MHz, 128 bit
400 MHz, 128 bit
Frontside bus bandwidth
2.1 GBps
6.4 GBps
6.4 GBps
Pipeline stages
10
8
8
Issue ports
9
11
11
on-board registers
328
328
328
Integer units
3
6
6
Branch units
3
3
3
Floating point units
2
2
2
SIMD units
2
1
1
Load and store units
2 (total)
2 load and 2 store
2 load and 2 store