IBM IC35L020 Hard Drive Specifications - Page 54

Addressing of registers, Cabling, Control Block Registers, DIOW- = 0 Write, DIOR- = 0 Read

Page 54 highlights

9.1.8 Addressing of registers The host addresses the drive through a set of registers called the Task File. These registers are mapped into the I/O space. Two chip select lines (CS0- and CS1-) and three address lines (DA0-02) are used to select one of these registers, while a DIOR- or DIOW- is provided at the specified time. The CS0- is used to address Command Block registers while the CS1- is used to address the Control Block registers. The following table shows the I/O address map. CS0- CS1- 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 0 DA2 0 0 0 0 1 1 1 1 1 DA1 0 0 1 1 0 0 1 1 1 DA0 DIOR- = 0 (Read) DIOW- = 0 (Write) Command Block Registers 0 Data Reg. Data Reg. 1 Error Reg. Features Reg. 0 Sector count Reg. Sector count Reg. 1 Sector number Reg. Sector number Reg. 0 Cylinder low Reg. Cylinder low Reg. 1 Cylinder high Reg. Cylinder high Reg. 0 Drive/Head Reg. Drive/Head Reg. 1 Status Reg. Command Reg. Control Block Registers 0 Alt. Status Reg. Device control Reg. Note: "Addr." field is shown just as an example. During DMA operation (from writing to the command register until an interrupt) all registers are not accessible. For example, the host is not supposed to read the status register contents before interrupt -the value is invalid. Figure 35. I/O address map 9.1.9 Cabling The maximum cable length from the host system to the drive plus circuit pattern length in the host system must not exceed 18 inches. For data transfers greater than 8.3 MB/s it is recommended that designs measures are used to reduce cable noise and cross-talk. Examples of design modification include use of shorter cable, bus termination, and the use of shielded cable. The 80-conductor ATA cable assembly (P/N SFF-8049) must be used for systems operating at Ultra DMA modes 3, 4 and 5. Deskstar 60 GXP Hard disk drive specification 40

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
  • 172
  • 173
  • 174
  • 175
  • 176
  • 177
  • 178
  • 179
  • 180
  • 181
  • 182
  • 183
  • 184
  • 185
  • 186
  • 187
  • 188
  • 189
  • 190
  • 191
  • 192
  • 193
  • 194
  • 195
  • 196
  • 197
  • 198
  • 199
  • 200
  • 201
  • 202
  • 203
  • 204
  • 205
  • 206
  • 207
  • 208
  • 209

9.1.8
Addressing of registers
The host addresses the drive through a set of registers called the Task File. These registers are mapped
into the I/O space. Two chip select lines (CS0- and CS1-) and three address lines (DA0-02) are used to
select one of these registers, while a DIOR- or DIOW- is provided at the specified time.
The CS0- is used to address Command Block registers while the CS1- is used to address the Control
Block registers.
The following table shows the I/O address map.
Device control Reg.
Alt. Status Reg.
0
1
1
0
1
Control Block Registers
Command Reg.
Status Reg.
1
1
1
1
0
Drive/Head Reg.
Drive/Head Reg.
0
1
1
1
0
Cylinder high Reg.
Cylinder high Reg.
1
0
1
1
0
Cylinder low Reg.
Cylinder low Reg.
0
0
1
1
0
Sector number Reg.
Sector number Reg.
1
1
0
1
0
Sector count Reg.
Sector count Reg.
0
1
0
1
0
Features Reg.
Error Reg.
1
0
0
1
0
Data Reg.
Data Reg.
0
0
0
1
0
Command Block Registers
DIOW- = 0 (Write)
DIOR- = 0 (Read)
DA0
DA1
DA2
CS1-
CS0-
Note: "Addr." field is shown just as an example.
During DMA operation (from writing to the command register until an interrupt) all registers are not
accessible. For example, the host is not supposed to read the status register contents before interrupt
—the value is invalid.
Figure 35. I/O address map
9.1.9
Cabling
The maximum cable length from the host system to the drive plus circuit pattern length in the host system
must not exceed 18 inches.
For data transfers greater than 8.3 MB/s it is recommended that designs measures are used to reduce
cable noise and cross-talk. Examples of design modification include use of shorter cable, bus termination,
and the use of shielded cable.
The 80-conductor ATA cable assembly (P/N SFF-8049) must be used for systems operating at
Ultra DMA modes 3, 4 and 5.
Deskstar
60 GXP Hard disk drive specification
40