IBM IC35L020 Hard Drive Specifications - Page 81

Registers, Command block registers, Addresses, Functions

Get IBM IC35L020 - Deskstar 20 GB Hard Drive PDF manuals and user guides View all IBM IC35L020 manuals
Add to My Manuals
Save this manual to your list of manuals

Page 81 highlights

12.0 Registers Addresses CS0- CS1- DA2 DA1 DA0 NNXX X Addresses NA 0 X X NA1 0 X NA1 1 0 NA1 1 1 Addresses AN0 0 0 AN0 0 1 AN0 1 0 AN0 1 1 AN0 1 1 AN1 0 0 AN1 0 0 AN1 0 1 AN1 0 1 AN1 1 0 AN1 1 0 AN1 1 1 AAXX X Functions READ (DIOR-) Data bus high impedance1 WRITE (DIOW-) Not used Control block registers Data bus high impedance1 Data bus high impedance1 Not used Not used Alternate Status Device Control Device Address Not used Command block registers Data Error Register Sector Count Sector Number 2 LBA bits 0-7 Cylinder Low 2 LBA bits 8-15 Cylinder High 2 LBA bits 16-23 Device/Head. 2 LBA bits 24-27 Status Data Features Sector Count Sector Number 2 LBA bits 0-7 Cylinder Low 2 LBA bits 8-15 Cylinder High 2 LBA bits 16-23 Device/Head 2 LBA bits 24-27 Command Invalid address Invalid address 1 "imped" means "impedance". 2 Mapping of registers in LBA mode Logic conventions: A = signal asserted N = signal negated X = does not matter which signal is asserted Figure 58. Register Set Communication to or from the device is through an I/ O Register that routes the input or output data to or from registers addressed by the signals from the host (CS0-, CS1-, DA2, DA1, DA0, DIOR- and DIOW-). The Command Block Registers are used for sending commands to the device or posting status from the device. The Control Block Registers are used for device control and to post alternate status. Deskstar 60 GXP Hard disk drive specification 67

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
  • 172
  • 173
  • 174
  • 175
  • 176
  • 177
  • 178
  • 179
  • 180
  • 181
  • 182
  • 183
  • 184
  • 185
  • 186
  • 187
  • 188
  • 189
  • 190
  • 191
  • 192
  • 193
  • 194
  • 195
  • 196
  • 197
  • 198
  • 199
  • 200
  • 201
  • 202
  • 203
  • 204
  • 205
  • 206
  • 207
  • 208
  • 209
12.0
Registers
Invalid address
Invalid address
X
X
X
A
A
Command
Status
1
1
1
N
A
2
LBA bits 24–27
2
LBA bits 24–27
0
1
1
N
A
Device/Head
Device/Head.
0
1
1
N
A
2
LBA bits 16–23
2
LBA bits 16–23
1
0
1
N
A
Cylinder High
Cylinder High
1
0
1
N
A
2
LBA bits 8–15
2
LBA bits 8–15
0
0
1
N
A
Cylinder Low
Cylinder Low
0
0
1
N
A
2
LBA bits 0–7
2
LBA bits 0–7
1
1
0
N
A
Sector Number
Sector Number
1
1
0
N
A
Sector Count
Sector Count
0
1
0
N
A
Features
Error Register
1
0
0
N
A
Data
Data
0
0
0
N
A
Command block registers
Addresses
Not used
Device Address
1
1
1
A
N
Device Control
Alternate Status
0
1
1
A
N
Not used
Data bus high impedance
1
X
0
1
A
N
Not used
Data bus high impedance
1
X
X
0
A
N
Control block registers
Addresses
Not used
Data bus high impedance
1
X
X
X
N
N
WRITE (DIOW–)
READ (DIOR–)
DA0
DA1
DA2
CS1–
CS0–
Functions
Addresses
1
"imped" means "impedance".
2
Mapping of registers in LBA mode
X = does not matter which signal is asserted
N = signal negated
A = signal asserted
Logic conventions:
Figure 58. Register Set
Communication to or from the device is through an I/ O Register that routes the input or output data to or
from registers addressed by the signals from the host (CS0
–
, CS1
–
, DA2, DA1, DA0, DIOR
–
and
DIOW
–
).
The Command Block Registers are used for sending commands to the device or posting status from the
device.
The Control Block Registers are used for device control and to post alternate status.
Deskstar
60 GXP Hard disk drive specification
67