HP Integrity rx8620 Installation Guide, Sixth Edition - HP Integrity rx8620 Se - Page 13

Cell Board, System Backplane, I/O Subsystem, I/O cabinet known as the HP Server Expansion Unit.

Get HP Integrity rx8620 PDF manuals and user guides View all HP Integrity rx8620 manuals
Add to My Manuals
Save this manual to your list of manuals

Page 13 highlights

Introduction Overview Cell Board The cell board contains the processors, main memory, and the cell controller (CC) application specific integrated circuit (ASIC) that interfaces the processors and memory to the I/O. The CC provides a crossbar connection that allows communication with other cell boards in the system. It connects to the processor dependent hardware (PDH) and micro controller hardware. Each cell board holds up to 16 DIMMS. There can be one to four cell boards installed in an HP Integrity rx8620 Server. A cell board can be selectively powered down for cell replacement without affecting cells in other configured partitions. System Backplane The server backplane board contains a pair of crossbar chips (XBC), the clock generation logic, the reset generation logic, some power regulators, and two local bus adapter (LBA) chips that create internal PCI buses for communicating with the core I/O cards. The backplane also contains connectors for attaching the cell boards, PCI-X backplane, management processor (MP) core I/O cards, SCSI cables, bulk power, chassis fans, front panel display, intrusion switches, external system bus adaptor (SBA) link connectors, and the system scan card. I/O Subsystem All of the I/O is integrated into the system by way of the PCI busses. The CC on each cell board communicates with one SBA over the SBA link. The SBA link consists of both an inbound and an outbound link with an effective bandwidth of approximately 1GB per second. The SBA converts the SBA link protocol into "ropes." A rope is defined as a high-speed, point-to-point data bus. The SBA can support up to 16 of these high-speed bi-directional links for a total aggregate bandwidth of approximately 4GB per second. The server supports a maximum of two SBAs with the capability of supporting an additional two SBAs in an externally connected I/O cabinet known as the HP Server Expansion Unit. There are LBA chips on the PCI-X backplane that act as a bus bridge, supporting either one or two ropes and capable of driving 33 MHz or 66 MHz for PCI cards. The LBAs can also drive at 66 MHz or 133 MHz for PCI-X cards. Chapter 1 13

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
Chapter 1
Introduction
Overview
13
Cell Board
The cell board contains the processors, main memory, and the cell controller (CC) application specific
integrated circuit (ASIC) that interfaces the processors and memory to the I/O. The CC provides a crossbar
connection that allows communication with other cell boards in the system. It connects to the processor
dependent hardware (PDH) and micro controller hardware. Each cell board holds up to 16 DIMMS. There can
be one to four cell boards installed in an HP Integrity rx8620 Server. A cell board can be selectively powered
down for cell replacement without affecting cells in other configured partitions.
System Backplane
The server backplane board contains a pair of crossbar chips (XBC), the clock generation logic, the reset
generation logic, some power regulators, and two local bus adapter (LBA) chips that create internal PCI buses
for communicating with the core I/O cards. The backplane also contains connectors for attaching the cell
boards, PCI-X backplane, management processor (MP) core I/O cards, SCSI cables, bulk power, chassis fans,
front panel display, intrusion switches, external system bus adaptor (SBA) link connectors, and the system
scan card.
I/O Subsystem
All of the I/O is integrated into the system by way of the PCI busses. The CC on each cell board communicates
with one SBA over the SBA link. The SBA link consists of both an inbound and an outbound link with an
effective bandwidth of approximately 1GB per second. The SBA converts the SBA link protocol into “ropes.” A
rope is defined as a high-speed, point-to-point data bus. The SBA can support up to 16 of these high-speed
bi-directional links for a total aggregate bandwidth of approximately 4GB per second. The server supports a
maximum of two SBAs with the capability of supporting an additional two SBAs in an externally connected
I/O cabinet known as the HP Server Expansion Unit.
There are LBA chips on the PCI-X backplane that act as a bus bridge, supporting either one or two ropes and
capable of driving 33 MHz or 66 MHz for PCI cards. The LBAs can also drive at 66 MHz or 133 MHz for PCI-X
cards.