HP Integrity rx8620 Installation Guide, Sixth Edition - HP Integrity rx8620 Se - Page 25

PCI-X Board to Cell Board Block Diagram

Get HP Integrity rx8620 PDF manuals and user guides View all HP Integrity rx8620 manuals
Add to My Manuals
Save this manual to your list of manuals

Page 25 highlights

Introduction Detailed HP Integrity rx8620 Server Description Figure 1-11 PCI-X Board to Cell Board Block Diagram The HP Integrity rx8620 Server supports two internal SBAs. The SBAs generate 32 rope buses (16 per SBA). The 32 available internal rope buses are divided in the following manner: • Two ropes are routed as single rope bundles to support the core I/O boards through LBAs located on the core I/O backplane. • Two ropes are routed as single rope bundles to two LBAs to support two slots for PCI and PCI-X cards. • Twenty eight ropes are bundled in two rope pairs to 14 LBAs to support 14 slots for PCI and PCI-X cards. NOTE PCI-X slots 1-7 are dual rope slots while slot 8 is a single rope slot. A rope is defined as a high-speed, point-to-point data bus. The PCI-X backplane is the primary I/O interface for HP Integrity rx8620 Server systems. It provides 16 64-bit, hot-plug PCI/PCI-X slots. Fourteen of the slots have dual ropes connected to the LBA chips. The remaining two slots have a single rope connected to each LBA chip. Each of the 16 slots is capable of 66MHz/33MHz PCI or 133MHz/66MHz PCI-X. All 16 PCI slots are keyed for 3.3 V connectors (accepting both Universal and 3.3 V cards). The PCI-X backplane does not provide any 5 V slots for the I/O cards. The PCI-X backplane is physically one board but behaves like two independent partitions. SBA 0 and its associated LBAs and eight PCI-X slots form one I/O partition. SBA 1 and its associated LBAs and eight PCI-X slots form the other I/O partition. One I/O partition can be powered down separate from the other I/O partition. Chapter 1 25

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
Chapter 1
Introduction
Detailed HP Integrity rx8620 Server Description
25
Figure 1-11
PCI-X Board to Cell Board Block Diagram
The HP Integrity rx8620 Server supports two internal SBAs. The SBAs generate 32 rope buses (16 per SBA).
The 32 available internal rope buses are divided in the following manner:
•
Two ropes are routed as single rope bundles to support the core I/O boards through LBAs located on the
core I/O backplane.
•
Two ropes are routed as single rope bundles to two LBAs to support two slots for PCI and PCI-X cards.
•
Twenty eight ropes are bundled in two rope pairs to 14 LBAs to support 14 slots for PCI and PCI-X cards.
NOTE
PCI-X slots 1-7 are dual rope slots while slot 8 is a single rope slot. A rope is defined as a
high-speed, point-to-point data bus.
The PCI-X backplane is the primary I/O interface for HP Integrity rx8620 Server systems. It provides 16
64-bit, hot-plug PCI/PCI-X slots. Fourteen of the slots have dual ropes connected to the LBA chips. The
remaining two slots have a single rope connected to each LBA chip. Each of the 16 slots is capable of
66MHz/33MHz PCI or 133MHz/66MHz PCI-X. All 16 PCI slots are keyed for 3.3 V connectors (accepting both
Universal and 3.3 V cards). The PCI-X backplane does not provide any 5 V slots for the I/O cards.
The PCI-X backplane is physically one board but behaves like two independent partitions. SBA 0 and its
associated LBAs and eight PCI-X slots form one I/O partition. SBA 1 and its associated LBAs and eight PCI-X
slots form the other I/O partition. One I/O partition can be powered down separate from the other I/O
partition.