Intel D845PEBT2 Product Specification - Page 46

Fixed I/O Map

Page 46 highlights

Intel Desktop Board D845PEBT2 Technical Product Specification 2.3 Fixed I/O Map Table 11. I/O Map Address (hex) Size Description 0000 - 00FF 256 bytes Used by the Desktop Board D845PEBT2. Refer to the ICH4 data sheet for dynamic addressing information 0170 - 0177 8 bytes Secondary IDE channel 01F0 - 01F7 8 bytes Primary IDE channel 0228 - 022F (Note 1) 0278 - 027F (Note 1) 02E8 - 02EF (Note 1) 02F8 - 02FF (Note 1) 8 bytes 8 bytes 8 bytes 8 bytes LPT3 LPT2 COM4/video (8514A) COM2 0376 0377, bits 6:0 0378 - 037F 03B0 - 03BB 03C0 - 03DF 03E8 - 03EF 03F0 - 03F5 1 byte 7 bits 8 bytes 12 bytes 32 bytes 8 bytes 6 bytes Secondary IDE channel command port Secondary IDE channel status port LPT1 Intel 82845PE MCH Intel 82845PE MCH COM3 Diskette channel 1 03F6 1 byte Primary IDE channel command port 03F8 - 03FF 8 bytes COM1 04D0 - 04D1 2 bytes Edge/level triggered PIC LPTn + 400 0CF8 - 0CFB (Note 2) 0CF9 (Note 3) 0CFC - 0CFF FFA0 - FFA7 FFA8 - FFAF 8 bytes 4 bytes 1 byte 4 bytes 8 bytes 8 bytes ECP port, LPTn base address + 400h PCI configuration address register Turbo and reset control register PCI configuration data register Primary bus master IDE registers Secondary bus master IDE registers Notes: 1. Default, but can be changed to another address range 2. Dword access only 3. Byte access only For information about ICH4 addressing Refer to Section 1.2, page 16 46

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128

Intel Desktop Board D845PEBT2 Technical Product Specification
46
2.3 Fixed I/O Map
Table 11.
I/O Map
Address (hex)
Size
Description
0000 - 00FF
256 bytes
Used by the Desktop Board D845PEBT2.
Refer to the
ICH4 data sheet for dynamic addressing information
0170 - 0177
8 bytes
Secondary IDE channel
01F0 - 01F7
8 bytes
Primary IDE channel
0228 - 022F
(Note 1)
8 bytes
LPT3
0278 - 027F
(Note 1)
8 bytes
LPT2
02E8 - 02EF
(Note 1)
8 bytes
COM4/video (8514A)
02F8 - 02FF
(Note 1)
8 bytes
COM2
0376
1 byte
Secondary IDE channel command port
0377, bits 6:0
7 bits
Secondary IDE channel status port
0378 - 037F
8 bytes
LPT1
03B0 - 03BB
12 bytes
Intel 82845PE MCH
03C0 - 03DF
32 bytes
Intel 82845PE MCH
03E8 - 03EF
8 bytes
COM3
03F0 - 03F5
6 bytes
Diskette channel 1
03F6
1 byte
Primary IDE channel command port
03F8 - 03FF
8 bytes
COM1
04D0 - 04D1
2 bytes
Edge/level triggered PIC
LPTn + 400
8 bytes
ECP port, LPTn base address + 400h
0CF8 - 0CFB
(Note 2)
4 bytes
PCI configuration address register
0CF9
(Note 3)
1 byte
Turbo and reset control register
0CFC - 0CFF
4 bytes
PCI configuration data register
FFA0 - FFA7
8 bytes
Primary bus master IDE registers
FFA8 - FFAF
8 bytes
Secondary bus master IDE registers
Notes:
1.
Default, but can be changed to another address range
2.
Dword access only
3.
Byte access only
For information about
Refer to
ICH4 addressing
Section 1.2, page 16