HP LH4r HP Netserver DiagTools v2.0 User Guide - Page 74

This test reads all memory locations and checks for parity errors in the entire memory space. When

Get HP LH4r - NetServer - 256 MB RAM PDF manuals and user guides View all HP LH4r manuals
Add to My Manuals
Save this manual to your list of manuals

Page 74 highlights

Appendix B Test Descriptions PCI System Test This test scans the PCI bus and finds out all the PCI devices. Then it uses alternative procedures to find out the same device. It checks for all valid combinations of PCI bus number, device number and function number. It also checks validity of PCI BIOS32 service directories, and the generation of PCI special cycles. Multiprocessor Test This test works on Multiprocessor systems only. This test detects all the processors in the system and then checks if all the processors are able to communicate among themselves. It also checks ability to access the system memory and devices concurrently. Plug and Play Test This test works on Plug and Play systems only. This test detects all Plug and Play devices and checks if they are configured properly. It then does a pattern test on each Plug and Play device's configuration space. MMX Test This test runs only on CPUs with MMX made by Intel and AMD. MMX specific registers, instructions and arithmetic operations are tested. Matrix transpose test is carried out to assess MMX performance. DMI Test This test will verify that the DMI functions will return the DMI information correctly. Memory Test Menu The Memory Test Menu includes tests that exercise all aspects of the storage media and key memory locations of the system. The functionality of the boot ROM, parity over the whole memory space, patterns, addressing, refresh functions, and the data bus have specific tests included in the menu. Specialized testing for memory caching, performance, and the proprietary Pentium II L2 Cache are included. BIOS ROM Test The BIOS ROM test checks the data path of the BIOS ROM and also assures that the ROM is writeprotected. Parity Test This test reads all memory locations and checks for parity errors in the entire memory space. When the CPU accesses a memory location that has a parity error, a bit is set in a specific register and an NMI (nonmaskable interrupt) is generated. DiagTools' parity test captures the interrupt so that the system does not crash even when a parity error is encountered. It then reads the entire memory region for errors. Pattern Test This test performs a comprehensive read/write test on entire memory space, using worst-case bit patterns such as AA55. This test will identify most memory problems. Extended Pattern Test This test performs a comprehensive write/read test on extended memory using several different scientifically proven worst-case test patterns. Walking 1's Test Walking 1's test writes a walking 1s pattern in memory, i.e. it first writes 1, then 2,4,8,16 etc., so that in the written data, only one bit is on at a time. Walking 0's Test Walking 0's test writes a walking 0s pattern in memory, i.e. it first writes FE, then FD,FB etc., so that in the written data, only one bit is 0 at a time. 70

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
Appendix B
Test Descriptions
70
PCI System Test
This test scans the PCI bus and finds out all the PCI devices. Then it uses alternative procedures to find out
the same device. It checks for all valid combinations of PCI bus number, device number and function
number. It also checks validity of PCI BIOS32 service directories, and the generation of PCI special cycles.
Multiprocessor Test
This test works on Multiprocessor systems only. This test detects all the processors in the system and then
checks if all the processors are able to communicate among themselves. It also checks ability to access the
system memory and devices concurrently.
Plug and Play Test
This test works on Plug and Play systems only. This test detects all Plug and Play devices and checks if they
are configured properly. It then does a pattern test on each Plug and Play device’s configuration space.
MMX Test
This test runs only on CPUs with MMX made by Intel and AMD. MMX specific registers, instructions and
arithmetic operations are tested. Matrix transpose test is carried out to assess MMX performance.
DMI Test
This test will verify that the DMI functions will return the DMI information correctly.
Memory Test Menu
The Memory Test Menu includes tests that exercise all aspects of the storage media and key memory
locations of the system. The functionality of the boot ROM, parity over the whole memory space, patterns,
addressing, refresh functions, and the data bus have specific tests included in the menu. Specialized testing
for memory caching, performance, and the proprietary Pentium II L2 Cache are included.
BIOS ROM Test
The BIOS ROM test checks the data path of the BIOS ROM and also assures that the ROM is write-
protected.
Parity Test
This test reads all memory locations and checks for parity errors in the entire memory space. When the CPU
accesses a memory location that has a parity error, a bit is set in a specific register and an NMI (non-
maskable interrupt) is generated. DiagTools’ parity test captures the interrupt so that the system does not
crash even when a parity error is encountered. It then reads the entire memory region for errors.
Pattern Test
This test performs a comprehensive read/write test on entire memory space, using worst-case bit patterns
such as AA55. This test will identify most memory problems.
Extended Pattern Test
This test performs a comprehensive write/read test on extended memory using several different scientifically
proven worst-case test patterns.
Walking 1’s Test
Walking 1’s test writes a walking 1s pattern in memory, i.e. it first writes 1, then 2,4,8,16 etc., so that in the
written data, only one bit is on at a time.
Walking 0’s Test
Walking 0’s
test writes a walking 0s pattern in memory, i.e. it first writes FE, then FD,FB etc., so that in
the written data, only one bit is 0 at a time.