Hitachi C4K60 Specifications - Page 133
Ultra DMA Data Transfer Timing - driver
UPC - 683728199449
View all Hitachi C4K60 manuals
Add to My Manuals
Save this manual to your list of manuals |
Page 133 highlights
8.2. Ultra DMA Data Transfer Timing DMARQ (device) DMACK(host) STOP (host) Figure 8.4 Initiating an Ultra DMA Read tUI tACK tENV tFS tZAD HDMARDY(host) tACK tENV tZ IO R D Y tFS tZAD tZFS DSTROBE (device) tAZ DD(15:0) tDZFS tDVS tDVH tACK DA0, DA1, DA2, CS0-, CS1- Note: The definitions for the STOP, HDMARDY and DSTROBE signal lines are not in effect until DMARQ and DMACK are asserted. Mode 0(ns) Mode 1(ns) Mode 2(ns) Mode3(ns) Mode4(ns) Mode5(ns Description ) SYMBOL MIN MAX MIN MAX MIN MAX MIN MAX MIN MAX MIN MAX tDVS 70 48 31 20 6.7 4.8 Data valid setup time at sender tDVH 6.2 6.2 6.2 6.2 6.2 4.8 Data valid hold time at sender tFS 230 200 170 130 120 90 First strobe tUI 0 0 0 0 0 0 Unlimited interlock tAZ 10 10 10 10 10 10 Maximum time allowed for output drivers to release tZAD 0 0 0 0 0 0 Maximum delay time for output drivers turning on tENV tZIORDY 20 70 20 70 20 70 20 55 20 55 20 50 Envelope time 0 0 0 0 0 0 Minimum time waiting before driving IORDY tZFS 0 0 0 0 0 35 Time from STROBE output released-to-driving until the first transition of critical timing tDZFS 70 48 31 20 6.7 25 Time from data output released- to-driving until the first transition of critical timing tACK 20 20 20 20 20 20 Setup and hold times before assertion and negation of DMACK_ K6610170 Rev.2 Dec 22, 2004 - 133 -