Hitachi C4K60 Specifications - Page 52

Command Summary

Page 52 highlights

7.4. Command Summary Commands are issued to the device first loading the Command Block Registers with any information needed for the command. Then a command code is written to the Command Register, which starts the execution of the command. Table 7.4 Command Codes Command Description Read Commands Read Buffer Read Sectors Read Long Read Multiple Read DMA Read Verify Read Sectors EXT Read Multiple EXT Read DMA EXT Read Verify Sectors EXT Write Commands Write Buffer Write Sectors Write Long Write Multiple Write DMA Format Track Flush Cache Write Sector EXT Write Multiple EXT Write DMA EXT Write Multiple FUA EXT Write DMA FUA EXT Flush Cache EXT Seek Commands Recalibrate Seek Protocol Class 48-bit LBA Code Parameter Setup FR SC LBA LBA LBA DH Low Mid Hi PI 1 E4h PI 1 20h, 21h PI 1 22h, 23h PI 1 C4h DM 1 C8h, C9h ND 1 40h, 41h PI 1 V 24h PI 1 V 29h DM 1 V 25h ND 1 V 42h D V V V VV V V V VV V V V VV V V V VV V V V VV V V V V LD V V V V LD V V V V LD V V V V LD PO 2 E8h PO 2 30h, 31h PO 2 32h, 33h PO 2 C5h DM 2 CAh,CBh PO 2 50h ND 1 E7h PO 2 V 34h PO 2 V 39h DM 2 V 35h PO 2 V CEh DM 2 V 3Dh ND 1 V EAh D V V V VV V V V VV V V V VV V V V VV V V VV D V V V V LD V V V V LD V V V V LD V V V V LD V V V V LD D ND 1 1Xh ND 1 7Xh D V V V K6610170 Rev.2 Dec 22, 2004 - 52 -

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145

K6610170
Rev.2
Dec 22, 2004
- 52 -
7.4. Command Summary
Commands are issued to the device first loading the Command Block Registers with any information
needed for the command. Then a command code is written to the Command Register, which starts
the execution of the command.
Table 7.4 Command Codes
Parameter Setup
Command Description
Protocol
Class
48-bit
LBA
Code
FR
SC
LBA
Low
LBA
Mid
LBA
Hi
DH
Read Commands
Read Buffer
PI
1
E4h
D
Read Sectors
PI
1
20h, 21h
V
V
V
V
V
Read Long
PI
1
22h, 23h
V
V
V
V
V
Read Multiple
PI
1
C4h
V
V
V
V
V
Read DMA
DM
1
C8h, C9h
V
V
V
V
V
Read Verify
ND
1
40h, 41h
V
V
V
V
V
Read Sectors EXT
PI
1
V
24h
V
V
V
V
LD
Read Multiple EXT
PI
1
V
29h
V
V
V
V
LD
Read DMA EXT
DM
1
V
25h
V
V
V
V
LD
Read Verify Sectors EXT
ND
1
V
42h
V
V
V
V
LD
Write Commands
Write Buffer
PO
2
E8h
D
Write Sectors
PO
2
30h, 31h
V
V
V
V
V
Write Long
PO
2
32h, 33h
V
V
V
V
V
Write Multiple
PO
2
C5h
V
V
V
V
V
Write DMA
DM
2
CAh,CBh
V
V
V
V
V
Format Track
PO
2
50h
V
V
V
V
Flush Cache
ND
1
E7h
D
Write Sector EXT
PO
2
V
34h
V
V
V
V
LD
Write Multiple EXT
PO
2
V
39h
V
V
V
V
LD
Write DMA EXT
DM
2
V
35h
V
V
V
V
LD
Write Multiple FUA EXT
PO
2
V
CEh
V
V
V
V
LD
Write DMA FUA EXT
DM
2
V
3Dh
V
V
V
V
LD
Flush Cache EXT
ND
1
V
EAh
D
Seek Commands
Recalibrate
ND
1
1Xh
D
Seek
ND
1
7Xh
V
V
V