Brother International DCP 8040 Service Manual - Page 60
LVX161284, 3.3V
UPC - 012502610328
View all Brother International DCP 8040 manuals
Add to My Manuals
Save this manual to your list of manuals |
Page 60 highlights
CHAPTER 3 THEORY OF OPERATION 1.3.3 IEEE1284 Stores the data received from the PC into DRAM as controlled by the DMA controller. It is applicable to both normal receiving and bi-directional communication (nibble mode, byte mode, ECP mode). 74LVX161284, 3.3V 5.0V level shifter IC stores the pull-up resistance in signal wire at the connector side C135 L PC Printer H Printer PC CDCC_DIR 2B CDCC_HD 2B 0V U11 48 18 DIR VCC 1 7 HD VCC 34 31 GND VCC_CABLE 42 VCC_CABLE INITN 5D SEINN 5D HBUSY 5D STBN 5D CDCC_D[7-0] 3A CDCC_D[7-0] 1C CDCC_D[0] CDCC_D[1] CDCC_D[2] CDCC_D[3] CDCC_D[4] CDCC_D[5] CDCC_D[6] 230 229 228 227 CDCC_D[0] 240 CDCC_D[1] 239 CDCC_D[2] 238 CDCC_D[3] 235 CDCC_D[4] 234 CDCC_D[5] 233 CDCC_D[6] 232 CDCC_D[7] 231 U7 CDCCINITN CDCCSINN CDCCHBUSY CDCCSTBN CDCC_D0 CDCC_D1 CDCC_D2 CDCC_D3 CDCC_D4 CDCC_D5 CDCC_D6 CDCC_D7 CDCCACKN CDCCBUSY CDCCPEN CDCCSLCT CDCCFLTN CDCC_D[7] 245 244 243 242 241 INITN_IN CDC-.cir/2B SELINN_IN CDC-.cir/2B HBUSY_IN CDC-.cir/2B STBN_IN CDC-.cir/2B Aurora 0V C119 C118 C116 C115 C101 C101 C101 C101 10 GND 15 GND 39 GND 8 A1 9 A2 11 A3 12 A4 13 A5 14 A6 16 A7 17 A8 2 A9 3 A10 4 A11 5 A12 6 A13 41 B1 40 B2 38 B3 37 B4 36 B5 35 B6 33 B7 32 B8 47 Y9 46 Y10 45 Y11 44 Y12 43 Y13 D[0] D[1] D[2] D[3] D[4] D[5] D[6] D[7] 29 C14 28 C15 27 C16 26 C17 20 A14 21 A15 22 A16 23 A17 19 PLHIN 24 HLH PLH HLHIN TP999 74LVX161284 30 TP998 25 0V Fig. 3-5 C120 C103 C136 C103 C121 C103 C103 VDD3 VDD5 0V C101 C101 C101 C101 C101 C101 C101 C101 0V D[7-0] CDC-.cir/3C VDD5 C133 C132 C130 C129 C127 C126 C124 C123 0V HBUSY_IN CDC-.cir/1B SELINN_IN CDC-.cir/1B INITN_IN CDC-.cir/1B STBN_IN CDC-.cir/1B TP118 TP119 TP120 TP121 R113 R115 R119 R131 33 33 33 33 DA2 C3 C2 C1 D[7-0] CDC-.cir/3A D[7-0] D[0] D[1] D[2] D[3] D[4] D[5] D[6] D[7] TP122 RA6 1 2 3 4 RA5 1 2 TP123 3 4 C1 DF5A6.8FU 0V 33 8 7 6 5 33 8 7 6 5 DA4 C2 INITN 1B SEINN 1B HBUSY 1B STBN 1B DF5A6.8FU 0V C3 A C4 A C4 C1 C2 C3 C4 DA3 DF5A6.8FU A ZD1 UDZS6.8B C4 C3 C2 C1 A NC DA5 NC NC NC DF5A6.8FU IF_FG IF_FG2 CN5 18 +5V 16 0V 17 0V 19 0V 20 0V 21 0V 22 0V 23 0V 24 0V 25 0V 26 0V 27 0V 28 0V 29 0V 30 0V 10 ACK 11 BUSY 12 PE 13 SELECT 32 FLT 14 ATFEED 36 SELIN 31 INPRIM 1 STB 2 DI1 3 DI2 4 DI3 5 DI4 6 DI5 7 DI6 8 DI7 9 DI8 15 NC 33 NC 34 NC 35 NC 37 FG 38 FG 1.3.4 ROM Fig. 3-6 3-4