Acer Aspire 6530G Aspire 6530/6530G Quick Guide - Page 150

Initialize Extended BIOS Data Area and initialize the mouse., Install the IRQ vectors Sever Hotkey

Page 150 highlights

POST Code 0x6B 0x3C 0x3D 0x42 0x46 0x45 0x49 0xC6 0xC5 0x48 0xD1 0xD3 0x24 0xCC 0x8A 0x9D 0x55 0x52 0x54 0x76 0x4A 0x4C 0x59 0x57 0xD6 0x58 0x3F 0xC4 Function If CMOS is bad, load Custom Defaults from flash into CMOS. If successful, reboot. If CMOS is valid, load chipset registers with values from CMOS, otherwise load defaults and display Setup prompt. If Auto Configuration is enabled, always load the chipset registers with the Setup defaults (Rel 6.0). Load alternate registers with CMOS values Initialize interrupt vectors 0 thru 77h Verify the ROM copyright notice Initialize all motherboard devices. 1. Size the PCI bus topology and set bridge bus numbers. 2. Set the system max bus number. 3. Write a 0 to the command register of every PCI device. 4. Write a 0 to all 6 base registers in every PCI device. 5. Write a -1 to the status register of every PC Initialize note dock PnPnd dual CMOS (optional) Verify that the equipment specified in the CMOS matches the hardware currently installed. If the monitor type is set to 00 then a video ROM must exist. If the monitor type is 1 or 2 set the video switch to CGA. If monitor type 3, set the video switch to m Initialize BIOS stack Setup E820h and WAD memory map Set segment-register addressability to 4 GB Redirect Int 10h to enable target board to use a remote serial video (PICO BIOS). Initialize Extended BIOS Data Area and initialize the mouse. Initialize Security Engine. USB Initialization Verify keyboard reset. Initialize keystroke clicker if enabled in Setup. Check status bits for keyboard-related failures. Display error messages on the screen. Initialize all video adapters in system Shadow video BIOS ROM if specified by Setup, and CMOS is valid and the previous boot was OK. Register POST Display Services, fonts, and languages with the POST Dispatch Manager. Initialize 1394 Firewire Initialize PC card Test for unexpected interrupts. First do an STI for hot interrupts. Secondly, test the NMI for an unexpected interrupt. Thirdly, enable the parity checkers and read from memory, checking for an unexpected interrupt. ROMPolit memory init Install the IRQ vectors (Sever Hotkey) Phase LBT LBT LBT LBT LBT LBT LBT LBT LBT LBT LBT LBT LBT LBT LBT LBT LBT LBT LBT LBT LBT LBT LBT LBT LBT LBT LBT LBT 140 Component Core Core Core Core Core Core Core Core Core Core Core Core Core Core Core Core Core Core Core Core Core Core Core Core Core Core Core Core Chapter 4

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
  • 172
  • 173
  • 174
  • 175
  • 176
  • 177
  • 178
  • 179
  • 180
  • 181
  • 182
  • 183
  • 184
  • 185
  • 186
  • 187
  • 188
  • 189
  • 190
  • 191
  • 192
  • 193
  • 194
  • 195
  • 196
  • 197
  • 198
  • 199
  • 200
  • 201
  • 202
  • 203
  • 204
  • 205
  • 206
  • 207
  • 208
  • 209
  • 210
  • 211
  • 212
  • 213
  • 214
  • 215
  • 216
  • 217
  • 218
  • 219
  • 220
  • 221
  • 222
  • 223
  • 224

140
Chapter 4
0x6B
If CMOS is bad, load Custom Defaults from flash into CMOS. If
successful, reboot.
LBT
Core
0x3C
If CMOS is valid, load chipset registers with values from
CMOS, otherwise load defaults and display Setup prompt. If
Auto Configuration is enabled, always load the chipset
registers with the Setup defaults (Rel 6.0).
LBT
Core
0x3D
Load alternate registers with CMOS values
LBT
Core
0x42
Initialize interrupt vectors 0 thru 77h
LBT
Core
0x46
Verify the ROM copyright notice
LBT
Core
0x45
Initialize all motherboard devices.
LBT
Core
0x49
1. Size the PCI bus topology and set bridge bus numbers.
2. Set the system max bus number.
3. Write a 0 to the command register of every PCI device.
4. Write a 0 to all 6 base registers in every PCI device.
5. Write a -1 to the status register of every PC
LBT
Core
0xC6
Initialize note dock
LBT
Core
0xC5
PnPnd dual CMOS (optional)
LBT
Core
0x48
Verify that the equipment specified in the CMOS matches the
hardware currently installed. If the monitor type is set to 00
then a video ROM must exist. If the monitor type is 1 or 2 set
the video switch to CGA. If monitor type 3, set the video switch
to m
LBT
Core
0xD1
Initialize BIOS stack
LBT
Core
0xD3
Setup E820h and WAD memory map
LBT
Core
0x24
Set segment-register addressability to 4 GB
LBT
Core
0xCC
Redirect Int 10h to enable target board to use a remote serial
video (PICO BIOS).
LBT
Core
0x8A
Initialize Extended BIOS Data Area and initialize the mouse.
LBT
Core
0x9D
Initialize Security Engine.
LBT
Core
0x55
USB Initialization
LBT
Core
0x52
Verify keyboard reset.
LBT
Core
0x54
Initialize keystroke clicker if enabled in Setup.
LBT
Core
0x76
Check status bits for keyboard-related failures. Display error
messages on the screen.
LBT
Core
0x4A
Initialize all video adapters in system
LBT
Core
0x4C
Shadow video BIOS ROM if specified by Setup, and CMOS is
valid and the previous boot was OK.
LBT
Core
0x59
Register POST Display Services, fonts, and languages with
the POST Dispatch Manager.
LBT
Core
0x57
Initialize 1394 Firewire
LBT
Core
0xD6
Initialize PC card
LBT
Core
0x58
Test for unexpected interrupts. First do an STI for hot
interrupts. Secondly, test the NMI for an unexpected interrupt.
Thirdly, enable the parity checkers and read from memory,
checking for an unexpected interrupt.
LBT
Core
0x3F
ROMPolit memory init
LBT
Core
0xC4
Install the IRQ vectors (Sever Hotkey)
LBT
Core
POST
Code
Function
Phase
Component