HP Xw8400 HP xw8400 Service and Technical Reference Guide - Page 214
PCI bus layout and device list, J-1
![]() |
UPC - 883585271085
View all HP Xw8400 manuals
Add to My Manuals
Save this manual to your list of manuals |
Page 214 highlights
PCI bus layout and device list The following illustration shows the HP xw8400 Workstation PCI bus layout. It is followed by a PCI device list description. Figure J-1 PCI bus layout Table J-1 PCI device list Device Intel® 5000X Chipset Memory Controller Hub (BUS0) Intel PCI Express x4 MCH Port 2 (MCH to ICH Bridge) Intel PCI Express x4 MCH Port 3 (Bridge for PCI-E x16 - Slot 4) Intel PCI Express x16 MCH Port 4 (Bridge for PCI-E x16 - Slot 2) Port 5, Slave Port of Port 4 Port 6, Slave Port of Port 4 Port 7, Slave Port of Port 4 Intel 5000 Series Chipset Error Reporting Registers Intel 5000 Series Chipset Error Reporting Registers Intel 5000 Series Chipset Error Reporting Registers Intel 5000 Series Chipset Reserved Registers Bus# 0 0 0 0 00 00 00 00 00 00 00 Dev# Fn# 0 0 2 0 3 0 4 0 5 00 6 00 7 00 16 00 16 01 16 02 17 00 204 Appendix J Appendix J-PCI bus layout ENWW
![](/manual_guide/products/hewlettpackard-xw8400-hp-xw8400-service-technical-reference-guide-1cc1199/214.png)