IBM DTCA-24090 Hard Drive Specifications - Page 44

Signal Definition

Get IBM DTCA-24090 - Travelstar 4.1 GB Hard Drive PDF manuals and user guides View all IBM DTCA-24090 manuals
Add to My Manuals
Save this manual to your list of manuals

Page 44 highlights

6.2.1 Signal Definition The pin assignments of interface signals are listed as follows: PIN SIGNAL I/O Type PIN SIGNAL I/O Type 01 RESET I TTL 02 GND 03 DD07 I/O 3 state 04 DD08 I/O 3 state 05 DD06 I/O 3 state 06 DD09 I/O 3 state 07 DD05 I/O 3 state 08 DD10 I/O 3 state 09 DD04 I/O 3 state 10 DD11 I/O 3 state 11 DD03 I/O 3 state 12 DD12 I/O 3 state 13 DD02 I/O 3 state 14 DD13 I/O 3 state 15 DD01 I/O 3 state 16 DD14 I/O 3 state 17 DD00 I/O 3 state 18 DD15 I/O 3 state 19 GND (20) Key 21 DMARQ O 3 state 22 GND 23 DIOW(*) I TTL 24 GND 25 DIOR(*) I TTL 26 GND 27 IORDY(*) O 3 state 28 CSEL I TTL 29 DMACK I TTL 30 GND 31 INTRQ O 3 state 32 HIOCS16 O OC 33 DA01 I TTL 34 PDIAG I/O OC 35 DA00 I TTL 36 DA02 I TTL 37 CS0 I TTL 38 CS1 I TTL 39 DASP I/O OC 40 GND 41 +5V Logic PWR 42 +5V MOTOR PWR 43 GND 44 (Resv) Figure 21. Table of signals Notes: 1. "O" designates an output from the Drive. 2. "I" designates an input to the Drive. 3. "I/O" designates an input/output common. 4. "OC" designates Open-Collector or Open-Drain output. 5. The signal lines marked with (*) are redefined during the Ultra DMA protocol to provide special func- tions. These lines change from the conventional to special definitions at the moment the Host decides to allow a D M A burst, if the Ultra D M A transfer mode was previously chosen via SetFeatures. The Drive becomes aware of this change upon assertion of the -DMACK line. These lines revert back to their original definitions upon the deassertion of -DMACK at the termination of the DMA burst. Write Operation Read Operation Special Definition (for Ultra DMA) DDMARDY HSTROBE STOP HDMARDY DSTROBE STOP Figure 22. Signal Special Definitions for Ultra DMA Conventional Definition IORDY DIOR DIOW DIOR IORDY DIOW 36 OEM Specifications of DTCA-2xxxx 2.5 inch H D D

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
  • 172
  • 173
  • 174
  • 175
  • 176
  • 177
  • 178
  • 179
  • 180
  • 181
  • 182
  • 183
  • 184
  • 185
  • 186
  • 187
  • 188
  • 189
  • 190
6.2.1
Signal Definition
The pin assignments of interface signals are listed as follows:
PIN
SIGNAL
I/O
Type
PIN
SIGNAL
I/O
Type
01
RESET
I
TTL
02
GND
03
DD07
I/O
3 state
04
DD08
I/O
3 state
05
DD06
I/O
3 state
06
DD09
I/O
3 state
07
DD05
I/O
3 state
08
DD10
I/O
3 state
09
DD04
I/O
3 state
10
DD11
I/O
3 state
11
DD03
I/O
3 state
12
DD12
I/O
3 state
13
DD02
I/O
3 state
14
DD13
I/O
3 state
15
DD01
I/O
3 state
16
DD14
I/O
3 state
17
DD00
I/O
3 state
18
DD15
I/O
3 state
19
GND
(20)
Key
21
DMARQ
O
3 state
22
GND
23
DIOW(*)
I
TTL
24
GND
25
DIOR(*)
I
TTL
26
GND
27
IORDY(*)
O
3 state
28
CSEL
I
TTL
29
DMACK
I
TTL
30
GND
31
INTRQ
O
3 state
32
HIOCS16
O
OC
33
DA01
I
TTL
34
PDIAG
I/O
OC
35
DA00
I
TTL
36
DA02
I
TTL
37
CS0
I
TTL
38
CS1
I
TTL
39
DASP
I/O
OC
40
GND
41
+5V Logic
PWR
42
+5V MOTOR
PWR
43
GND
44
(Resv)
Figure 21. Table of signals
Notes:
1. "O" designates an output from the Drive.
2. "I" designates an input to the Drive.
3. "I/O" designates an input/output common.
4. "OC" designates Open-Collector or Open-Drain output.
5. The signal lines marked with (*) are redefined during the Ultra DMA protocol to provide special func-
tions. These lines change from the conventional to special definitions at the moment the Host decides to
allow a DMA burst, if the Ultra DMA transfer mode was previously chosen via SetFeatures. The Drive
becomes aware of this change upon assertion of the -DMACK line. These lines revert back to their ori-
ginal definitions upon the deassertion of -DMACK at the termination of the DMA burst.
Special Definition
Conventional Definition
(for Ultra DMA)
Write
DDMARDY
IORDY
Operation
HSTROBE
DIOR
STOP
DIOW
Read
HDMARDY
DIOR
Operation
DSTROBE
IORDY
STOP
DIOW
Figure 22. Signal Special Definitions for Ultra DMA
36
OEM Specifications of DTCA-2xxxx 2.5 inch HDD