IBM DTCA-24090 Hard Drive Specifications - Page 75

General Operation Descriptions

Page 75 highlights

10.0 General Operation Descriptions 10.1 Reset Response There are three types of reset in ATA as follows: Power On Reset (POR) The device executes a series of electrical circuitry diagnostics, spins up the HDA, tests speed and other mechanical parametric, and sets default values. Hard Reset (Hardware Reset) RESET- signal is negated in ATA Bus. The device executes a series of electrical circuitry diagnostics, spins up the HDA, tests speed and other mechanical parametric, and sets default values. Soft Reset (Software Reset) SRST bit in the Device Control Register is set, then is reset. The device resets the interface circuitry according to the Set Features requirement. The actions of each reset is shown in Figure 44 POR hard soft reset reset Aborting Host interface Aborting Device operation Initialization of hardware o Internal diagnostic o Spinning spindle (*6) Initialization of registers (*2) o DASP handshake o PDIAG handshake o Reverting programmed parameters to default o Number of CHS (set by Initialize Device Parameter) Multiple mode Write cache Read look ahead ECC bytes Disable Standby timer o Power mode (*6) Reset Standby timer value (*5) o o (*1) o o (*6) o o o o o (*6) o o (*1) x x x o x o (*3) x (*4) x o execute x not execute Figure 44. Reset Response Table Note. (*1) Execute after the data in write cache has been written. © Copyright IBM Corp. 1997 67

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
  • 172
  • 173
  • 174
  • 175
  • 176
  • 177
  • 178
  • 179
  • 180
  • 181
  • 182
  • 183
  • 184
  • 185
  • 186
  • 187
  • 188
  • 189
  • 190

10.0 General Operation Descriptions
10.1 Reset Response
There are three types of reset in ATA as follows:
Power On Reset (POR)
The device executes a series of electrical circuitry diagnostics, spins up the
HDA,
tests
speed
and
other
mechanical
parametric,
and
sets
default
values.
Hard Reset (Hardware Reset)
RESET- signal is negated in ATA Bus.
The device executes a series of electrical circuitry diagnostics, spins up the
HDA,
tests
speed
and
other
mechanical
parametric,
and
sets
default
values.
Soft Reset (Software Reset)
SRST bit in the Device Control Register is set, then is reset.
The
device resets the
interface circuitry according to the Set Features
requirement.
The actions of each reset is shown in Figure 44
POR
hard
soft
reset reset
Aborting Host interface
o
o
Aborting Device operation
(*1)
(*1)
Initialization of hardware
o
o
x
Internal diagnostic
o
o
x
Spinning spindle
(*6)
(*6)
x
Initialization of registers
(*2)
o
o
o
DASP handshake
o
o
x
PDIAG handshake
o
o
o
Reverting programmed parameters to default
o
o
(*3)
Number of CHS
(set by Initialize Device Parameter)
Multiple mode
Write cache
Read look ahead
ECC bytes
Disable Standby timer
o
o
x
Power mode
(*6)
(*6)
(*4)
Reset Standby timer value
(*5)
o
o
x
o
execute
x
not execute
Figure 44. Reset Response Table
Note.
(*1)
Execute after the data in write cache has been written.
Copyright IBM Corp. 1997
67