AMD AMD-K6-2/450 Design Guide - Page 35

Model 8/[F:8] Registers

Page 35 highlights

23913A/0-November 2000 Preliminary Information Embedded AMD-K6™ Processors BIOS Design Guide Model 8/[F:8] Registers The AMD-K6-2 processor Model 8/[F:8] and AMD-K6-2E processor Model 8/[F:8] provides the ten MSRs listed in Table 12. The contents of ECX select the MSR to be addressed by the RDMSR and WRMSR instruction. Table 12. Model-Specific Registers Supported by Model 8/[F:8] Register Name Mnemonic ECX Value Machine-Check Address Register MCAR 00h Machine-Check Type Register MCTR 01h Test Register 12 TR12 0Eh Time Stamp Counter TSC 10h Extended Feature Enable Register EFER C000_0080h Write Handling Control Register WHCR C000_0082h SYSCALL/SYSRET Target Address Register STAR C000_0081h UC/WC Cacheability Control Register UWCCR C000_0085h Processor State Observability Register PSOR C000_0087h Page Flush/Invalidate Register PFIR C000_0088h Description Comments page 16 Identical on all models page 16 Identical on all models page 16 Identical on all models page 16 Identical on all models page 24 Newly defined for Model 8/[F:8] page 27 Newly defined for Model 8/[F:8] page 22 Identical to Model 8/[7:0] page 30 New for Model 8/[F:8] page 34 New for Model 8/[F:8] page 36 New for Model 8/[F:8] Model 8/[F:8] Registers 23

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98

Model 8/[F:8] Registers
23
23913A/0—November 2000
Embedded AMD-K6™ Processors BIOS Design Guide
Preliminary Information
Model 8/[F:8] Registers
The AMD-K6-2 processor Model 8/[F:8] and AMD-K6-2E
processor Model 8/[F:8] provides the ten MSRs listed in Table
12.
The contents of ECX select the MSR to be addressed by the
RDMSR and WRMSR instruction.
Table 12.
Model-Specific Registers Supported by Model 8/[F:8]
Register Name
Mnemonic
ECX Value
Description
Comments
Machine-Check Address Register
MCAR
00h
page 16
Identical on all models
Machine-Check Type Register
MCTR
01h
page 16
Identical on all models
Test Register 12
TR12
0Eh
page 16
Identical on all models
Time Stamp Counter
TSC
10h
page 16
Identical on all models
Extended Feature Enable Register
EFER
C000_0080h
page 24
Newly defined for Model 8/[F:8]
Write Handling Control Register
WHCR
C000_0082h
page 27
Newly defined for Model 8/[F:8]
SYSCALL/SYSRET Target Address Register
STAR
C000_0081h
page 22
Identical to Model 8/[7:0]
UC/WC Cacheability Control Register
UWCCR
C000_0085h
page 30
New for Model 8/[F:8]
Processor State Observability Register
PSOR
C000_0087h
page 34
New for Model 8/[F:8]
Page Flush/Invalidate Register
PFIR
C000_0088h
page 36
New for Model 8/[F:8]