AMD AMD-K6-2/450 Design Guide - Page 66
Enhanced Power Management Register (EPMR) (Low-Power Versions), Table 25.
View all AMD AMD-K6-2/450 manuals
Add to My Manuals
Save this manual to your list of manuals |
Page 66 highlights
Preliminary Information Embedded AMD-K6™ Processors BIOS Design Guide 23913A/0-November 2000 Enhanced Power Management Register (EPMR) (Low-Power Versions) To support AMD PowerNow! technology, the low-power versions of the AMD-K6-2E+ and AMD-K6-IIIE+ processors Model D are designed with enhanced power management (EPM) features: dynamic bus divisor control, and dynamic voltage ID control. The EPMR register (see Figure 26) defines the base address for a 16-byte block of I/O address space. Enabling the EPMR allows software to access the EPM 16-byte I/O block, which contains bits for enabling, controlling, and monitoring the EPM features. Table 25 defines the functions of each bit in the EPMR register. The EPMR register is MSR C000_0086h. 63 16 15 4 3 21 0 G IOBASE S CE B MN CD Reserved Symbol Description Bit IOBASE I/O Base Address 15-4 GSBC Generate Special Bus Cycle 1 EN Enable AMD PowerNow! Technology Management 0 Figure 26. Enhanced Power Management Register (EPMR) (Low-Power Model D) Table 25. Enhanced Power Management Register (EPMR) Definition (Low-Power Model D) Bit Description 63-16 Reserved 15-4 I/O BASE Address (IOBASE) 3-2 Reserved 1 Generate Special Bus Cycle (GSBC) 0 Enable AMD PowerNow! Technology Management (EN) Notes: 1. All bits default to 0 when RESET is asserted. R/W Function1 R All reserved bits are always read as 0. IOBASE defines a base address for a 16-byte block of I/O R/W address space accessible for enabling, controlling, and monitor- ing the EPM features. R All reserved bits are always read as 0. This bit controls whether a special bus cycle is generated upon R/W dword accesses within the EPM 16-byte block. If set to 1, an EPM special bus cycle is generated, where BE[7:0]# = BFh and A[4:3] = 00b. This bit controls access to the mapped I/O address space for R/W the EPM features. Clearing this bit does not affect the state of bits defined in the EPM 16-byte I/O block. 54 Model D Registers